Input Value of Pins During POR" />
參數(shù)資料
型號： MPC5534MVM80
廠商： Freescale Semiconductor
文件頁數(shù)： 5/60頁
文件大?。?/td> 0K
描述： MCU 1MB FLASH 80MHZ 208MAPBGA
標準包裝： 90
系列： MPC55xx Qorivva
核心處理器： e200z6
芯體尺寸： 32-位
速度： 80MHz
連通性： CAN，EBI/EMI，以太網，SCI，SPI
外圍設備： DMA，POR，PWM，WDT
輸入/輸出數(shù)： 192
程序存儲器容量： 1MB（1M x 8）
程序存儲器類型： 閃存
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.35 V ~ 1.65 V
數(shù)據(jù)轉換器： A/D 34x12b
振蕩器型： 外部
工作溫度： -40°C ~ 125°C
封裝/外殼： 208-BGA
包裝： 托盤
其它名稱： Q4437099
T0850514
Electrical Characteristics
MPC5534 Microcontroller Data Sheet, Rev. 6
Freescale Semiconductor
13
3.7.1
Input Value of Pins During POR Dependent on VDD33
When powering up the device, VDD33 must not lag the latest VDDSYN or RESET power pin (VDDEH6) by
more than the VDD33 lag specification listed in Table 6, spec 8. This avoids accidentally selecting the
bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and
therefore cannot read the default state when POR negates. VDD33 can lag VDDSYN or the RESET power
pin (VDDEH6), but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification
applies during power up only. VDD33 has no lead or lag requirements when powering down.
3.7.2
Power-Up Sequence (VRC33 Grounded)
The 1.5 V VDD power supply must rise to 1.35 V before the 3.3 V VDDSYN power supply and the RESET
power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does
not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V
POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since
they can negate as low as 2.0 V, VDD must be within specification before the 3.3 V POR and the RESET
POR negate.
Figure 3. Power-Up Sequence (VRC33 Grounded)
3.7.3
Power-Down Sequence (VRC33 Grounded)
The only requirement for the power-down sequence with VRC33 grounded is if VDD decreases to less than
its operating range, VDDSYN or the RESET power must decrease to less than 2.0 V before the VDD power
increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed
POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See
Table 6, footnote 1.
VDDSYN and RESET Power
VDD
2.0 V
1.35 V
VDD must reach 1.35 V before VDDSYN and the RESET power reach 2.0 V
相關PDF資料
PDF描述
MPC5553MVR132 MCU 1.5MB FLASH 132MHZ 416-PBGA
MPC555LFMZP40 IC MCU 32BIT 40MHZ 272-BGA
MPC5565MVZ132 MCU 2MB FLASH 132MHZ 324-PBGA
MPC5566MVR132 MCU 3MB FLASH 132MHZ 416-PBGA
MPC561CVR40 IC MPU 32BIT 40MHZ 388-PBGA
相關代理商/技術參數(shù)
參數(shù)描述
MPC5534MVM80R 制造商:Freescale Semiconductor 功能描述:1MB FLASH,POWERPC Z3 COR - Tape and Reel
MPC5534MVM80R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MVZ40 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MVZ40R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MVZ66 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*