![](http://datasheet.mmic.net.cn/Fujitsu-Semiconductor-America-Inc/MB95F118JWPMC-GE1_datasheet_98634/MB95F118JWPMC-GE1_34.png)
MB95110M Series
34
(Vcc
= AVcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = 40 °C to + 85 °C)
(Continued)
Parameter
Symbol
Pin name
Conditions
Value
Unit
Remarks
Min
Typ
Max
Open-drain
output
application
voltage
VD
P50, P51
Vss
0.3
Vss
+ 5.5 V
“H” level
output
voltage
VOH1
Output pin
other than
P00 to P07
IOH
= 4.0 mA
VCC
0.5
V
VOH2
P00 to P07
IOH
= 8.0 mA
VCC
0.5
V
“L” level
output
voltage
VOL1
Output pin
other than
P00 to P07
IOL
= 4.0 mA
0.4
V
VOL2
P00 to P07
IOL
= 12 mA
0.4
V
Input
leakage
current
(Hi-Z output
leakage
current)
ILI
Port other
than P50,
P51
0.0 V < VI < Vcc
5
+ 5
A
When the pull-
up prohibition
setting
Open-drain
output
leakage
current
ILIOD
P50, P51
0.0 V < VI < Vss
+ 5.5 V
5
A
Pull-up
resistor
RPULL
P10 to P15,
P20 to P24,
P30 to P37,
PG1*2,
PG2*2
VI
= 0.0 V
25
50
100
k
When the pull-
up permission
setting
Pull-down
resistor
RMOD
MOD
VI
= Vcc
25
50
100
k
MASK ROM
product
Input
capacitance
CIN
Other than
AVcc, AVss,
Vcc, Vss
f
= 1 MHz
515
pF
Power
supply
current*3
ICC
Vcc
(External
clock
operation)
VCC
= 5.5 V
FCH
= 20 MHz
FMP
= 10 MHz
Main clock mode
(divided by 2)
9.5
12.5
mA
Flash memory
product (at other
than Flash
memory writing
and erasing)
30
35
mA
Flash memory
product (at Flash
memory writing
and erasing)
7.2
9.5
mA
MASK ROM
product