- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH79524N0F100A1 (NXP Semiconductors N.V.) System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH79524N0F100A1 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | System-on-Chip |
| 封裝： | LH79524N0F100A1<SOT1019-1 (LFBGA208)|<<http://www.nxp.com/packages/SOT1019-1.html<1<Always Pb-free,;LH79525N0Q100A1<SOT1017-1 (LQFP176)|<<http://www.nxp.com/packages/SOT1 |
| 文件頁數(shù)： | 34/64頁 |
| 文件大?。?/td> | 970K |
| 代理商： | LH79524N0F100A1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
LH79524/LH79525
System-on-Chip
34
Rev. 01
—
16 July 2007
Preliminary data sheet
NXP Semiconductors
External Memory Controller Waveforms
The External Memory Controller (EMC) handles
transactions with both static and dynamic memory.
STATIC MEMORY WAVEFORMS
This section illustrates static memory transaction
waveforms. Each wait state is one HCLK period.
nWAIT Input
The EMC’s Static Memory Controller supports an
nWAIT input that can be used by an external device to
extend the wait time during a memory access. The
SMC samples nWAIT at the beginning of at the begin-
ning of each system clock cycle. The system clock
cycle in which the nCSx signal is asserted counts as
the first wait state. See Figure 11 through Figure 20.
Read and Write Waveforms
Figure 17 shows the Read cycle with zero wait
states. As shown in the figure, SWAITOENx and
SWAITRDx are programmed to 0 for minimum Read
cycle time.
The zero programmed into the SWAITRDx indicates
that the read occurs with zero wait states, on the first
rising edge following Address Valid. After a small prop-
agation delay, nOE is deasserted (as is nCSx), latching
the data into the SoC. The address line is held valid
one more HCLK period (‘C’ in the figure). Thus, the
minimum Read cycle is two HCLK periods.
Figure 18 shows the minimum write cycle time with
both SWAITWRx and SWAITWENx programmed to
zero. The write access time is determined by the number
of wait states programmed in the SWAITWRx register.
In Figure 18, nCSx is asserted coincident (following
a small propagation delay) with Valid Address. Data
becomes valid another small propagation delay later.
Unlike Read transactions, nWE (or nBLEx) assertion is
always delayed one HCLK cycle. The nBLEx signal has
the same timing as nWE for write to 8-bit devices that
use the byte lane enables instead of the write enables.
The nWE (or nBLEx) signal remains asserted for one
HCLK cycle when the nWE (or nBLEx) signal is deas-
serted and the data is latched into the external memory
device. Valid address is held for one additional cycle
before deassertion (‘C’ in the figure), as is the Chip
Select. The minimum Write cycle is three HCLK periods.
Read wait state programming uses the SWAITRDx
register. Figure 19 shows the results of programming
SWAITRDx to 0x3, setting the EMC for three wait
states. The deassertion of nOE is delayed from the first
rising HCLK edge following Valid Address, as in Figure
17, to the fourth rising edge, a delay of 3 HCLK periods.
Figure 20 shows the results of programming the
SWAITWRx and SWAITWENx registers for two Write
wait states: register SWAITWENx = 0x0, and SWAIT-
WRx = 0x2. Assertion of nCSx precedes nWE (nBLEx)
by one HCLK period. Then, instead of the nWE
(nBLEx) signal deasserting one HCLK period after
assertion, it is delayed two wait states and the signal
deasserts on the rising edge following two wait states.
Chapter 7 of the User’s Guide has detailed register
descriptions and additional programming examples.
相關PDF資料 |
PDF描述 |
|---|---|
| LH79525N0Q100A1 | System-on-Chip |
| LH7A400N0F000B5 | 32-Bit System-on-Chip |
| LH7A400N0F076B5 | 32-Bit System-on-Chip |
| LH7A400N0G000B5 | 32-Bit System-on-Chip |
| LH7A404N0F000B3 | 32-Bit System-on-Chip |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LH79524N0F100A1,55 | 功能描述:ARM微控制器 - MCU LCD,USB,ETH’NET,MMU,ADC,BGA208 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH79524N0F100A1,551 | 制造商:NXP Semiconductors 功能描述: |
| LH79524N0F100A1;55 | 功能描述:ARM微控制器 - MCU LCD USB ETH’NET MMU RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH79524N0F100A1-S | 功能描述:ARM微控制器 - MCU ARM7 LCD MMU ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH79525 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:System-on-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復。