- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH79520N0Q000B1 (NXP Semiconductors N.V.) System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH79520N0Q000B1 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | System-on-Chip |
| 封裝： | LH79520N0Q000B1<SOT1017-1 (LQFP176)|<<http://www.nxp.com/packages/SOT1017-1.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 18/59頁 |
| 文件大?。?/td> | 666K |
| 代理商： | LH79520N0Q000B1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
LH79520
System-on-Chip
18
Rev. 01
—
16 July 2007
Preliminary data sheet
NXP Semiconductors
Simultaneous servicing of up to 4 data streams
Three transfer modes are supported:
– Memory to Memory
– Peripheral to Memory
– Memory to Peripheral
Identical source and destination capabilities
Transfer Size Programmable (Byte, Half-word, Word)
Burst Size Programmable
Address Increment or Address Freeze
Transfer Error indication for each stream via an
interrupt
16-word FIFO array with pack and unpack logic
Handles all combinations of byte, half-word or word
transfers from input to output.
Color LCD Controller (CLCDC)
The CLCDC provides all the necessary control and
drive signals to interface directly with a variety of color
and monochrome LCD panels.
Supports single and dual scan color and mono-
chrome Super Twisted Nematic (STN) displays with
4- or 8-bit interfaces
Supports Thin Film Transistor (TFT) color displays
Programmable resolution up to 800 × 600
– 800 × 600 (16-bit color can only be supported at
≤
65 Hz refresh rates with 800 × 600 resolution).
15 gray-level mono, 3,375 color STN, and 64 k color
TFT support
1, 2, or 4 bits-per-pixel
(BPP) for monochrome STN
1-, 2-, 4-, or 8-BPP palettized color displays for color
STN and TFT
True-color non-palettized, for color STN and TFT
Programmable timing for different display panels
256-entry, 16-bit palette fast-access RAM
Frame, line and pixel clock signals
AC bias signal for STN or data enable signal for
TFT panels
Patented grayscale algorithm
Interrupt Generation Events
Dual 16-deep programmable 32-bit wide FIFOs for
buffering incoming data.
ADVANCED LCD INTERFACE
The Advanced LCD Interface peripheral allows for
direct connection to ultra-thin panels that do not include
a timing ASIC. It converts TFT signals from the Color
LCD controller to provide the proper signals, timing and
levels for direct connection to a panel’s Row and Col-
umn drivers for AD-TFT, HR-TFT, or any technology of
panel that allows for a connection of this type. The
Advanced LCD Interface peripheral also provides a
bypass mode that allows the LH79520 to interface to the
built-in timing ASIC in standard TFT and STN panels.
Synchronous Serial Port (SSP)
The SSP is a master-only interface for synchronous
serial communication with slave peripheral devices that
support protocols for Motorola SPI, National Semicon-
ductor MICROWIRE, or Texas Instruments Synchro-
nous Serial Interface.
Master-only operation
Programmable clock rate
Separate transmit FIFO and receive FIFO buffers,
16 bits wide, 8 locations deep
DMA for transmit and receive
Programmable interface protocols: Motorola SPI,
National Semiconductor MICROWIRE, or Texas
Instruments Synchronous Serial Port
Programmable data frame size from 4 to 16 bits
Independent masking of transmit FIFO, receive
FIFO and receive overrun interrupts
Available internal loopback test mode.
Universal Asynchronous
Receiver Transmitter (UART)
The LH79520 incorporates three UARTs.
Programmable use of UART0 or IrDA SIR input/output
Separate 16-byte transmit and receive FIFOs to
reduce CPU interrupts
Programmable FIFO disabling for 1-byte depth
Programmable baud rate generator
Independent masking of transmit FIFO, receive
FIFO, receive timeout and modem status interrupts
False start bit detection
Line Break generation and detection
Fully-programmable serial interface characteristics:
– 5-, 6-, 7-, or 8-bit data word length
– Even-, odd- or no-parity bit generation and detection
– 1 or 2 stop bit generation
IrDA SIR Encode/Decode block, providing:
– Programmable use of IrDA SIR or UART0
input/output
– Supports data rates up to 115.2 Kbps half-duplex
– Programmable internal clock generator, allowing
division of the Reference clock in increments of 1
to 512 for low-power mode bit durations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH79524N0F100A1 | System-on-Chip |
| LH79525N0Q100A1 | System-on-Chip |
| LH7A400N0F000B5 | 32-Bit System-on-Chip |
| LH7A400N0F076B5 | 32-Bit System-on-Chip |
| LH7A400N0G000B5 | 32-Bit System-on-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH79520N0Q000B1,55 | 功能描述:IC ARM7 BLUESTREAK MCU 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| LH79520N0Q000B1,551 | 制造商:NXP Semiconductors 功能描述: |
| LH79520N0Q000B1,557 | 制造商:NXP Semiconductors 功能描述:SOC Microcontroller 1.98V 176-Pin LQFP |
| LH79520N0Q000B1;55 | 功能描述:ARM微控制器 - MCU LCD EXT BUS 3 UART RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LH79520N0Q000B155 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。