- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384544 > ISPMACH4ACPLDFAMILY (Lattice Semiconductor Corporation) High Performance E 2 CMOS In-System Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | ISPMACH4ACPLDFAMILY |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High Performance E 2 CMOS In-System Programmable Logic |
| 中文描述： | 高的E 2的CMOS在系統(tǒng)可編程邏輯 |
| 文件頁數(shù)： | 6/62頁 |
| 文件大?。?/td> | 1180K |
| 代理商： | ISPMACH4ACPLDFAMILY |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
6
ispMACH 4A Family
Table 4. Architectural Summary of ispMACH 4A devices
The Macrocell-I/O cell ratio is defined as the number of macrocells versus the number of I/O
cells internally in a PAL block (Table 4).
The central switch matrix takes all dedicated inputs and signals from the input switch matrices
and routes them as needed to the PAL blocks. Feedback signals that return to the same PAL block
still must go through the central switch matrix. This mechanism ensures that PAL blocks in
ispMACH 4A devices communicate with each other with consistent, predictable delays.
The central switch matrix makes a ispMACH 4A device more advanced than simply several PAL
devices on a single chip. It allows the designer to think of the device not as a collection of
blocks, but as a single programmable device; the software partitions the design into PAL blocks
through the central switch matrix so that the designer does not have to be concerned with the
internal architecture of the device.
Each PAL block consists of:
Product-term array
N
Logic allocator
N
Macrocells
N
Output switch matrix
N
I/O cells
N
Input switch matrix
N
Clock generator
N
Notes:
1. M4A3-64/64 internal switch matrix functionality embedded in central switch matrix.
ispMACH 4A Devices
M4A3-64/32, M4A5-64/32
M4A3-96/48, M4A5-96/48
M4A3-128/64, M4A5-128/64
M4A3-192/96, M4A5-192/96
M4A3-256/128, M4A5-256/128
M4A3-384
M4A3-512
M4A3-32/32
M4A5-32/32
M4A3-64/64
M4A3-256/160
M4A3-256/192
Macrocell-I/O Cell
Ratio
2:1
1:1
Input Switch Matrix
Yes
Yes
1
Input Registers
Yes
No
Central Switch Matrix
Yes
Yes
Output Switch Matrix
Yes
Yes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC-CLK5520V-01TN100C | Linear Array Light; LED Color:Green; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:1.6A; Supply Voltage:24VDC; Wavelength:530nm |
| ISPPAC-CLK55xx | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V-01T48C | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V-01T48I | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPNANO S3 KIT | 功能描述:ISP PORTABLE PROGRAMMER RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| ISPNANO UPG17 | 功能描述:ISP NANO DEVICE LIB UPGRAGE RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 知識產(chǎn)權(quán) (IP) 系列:* 標準包裝:1 系列:Nios®II 類型:Nios II 功能:C 到硬件編譯器 許可證:初始許可證 |
| ISPNANO-UPG10AR | 功能描述:ISP NANO RUN TIME LICENSE RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 知識產(chǎn)權(quán) (IP) 系列:* 標準包裝:1 系列:Nios®II 類型:Nios II 功能:C 到硬件編譯器 許可證:初始許可證 |
| ISPNANO-UPG18 | 功能描述:ISP PORTABLE PROGRAMMER USB RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 軟件 系列:* 標準包裝:1 系列:ISE® 設(shè)計套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384 |
| ISPNANO-UPG7 | 功能描述:JTAG ISP UPGRADE FOR ATMEL AVR RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 知識產(chǎn)權(quán) (IP) 系列:* 標準包裝:1 系列:Nios®II 類型:Nios II 功能:C 到硬件編譯器 許可證:初始許可證 |
發(fā)布緊急采購，3分鐘左右您將得到回復。