- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384480 > ID82C284 (Intersil Corporation) Clock Generator and Ready Interface for 80C286 Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | ID82C284 |
| 廠商： | Intersil Corporation |
| 英文描述： | Clock Generator and Ready Interface for 80C286 Processors |
| 中文描述： | 時(shí)鐘發(fā)生器和Ready接口80C286處理器 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大小： | 72K |
| 代理商： | ID82C284 |
8
t6
Status Hold Time
1
-
1
-
ns
t7
F/C Setup Time
15
-
15
-
t8
F/C Hold Time
15
-
15
-
t9
SRDY or SRDYEN Setup Time
15
-
15
-
ns
t10
SRDY or SRDYEN Hold Time
2
-
2
-
ns
t11
ARDY or ARDYEN Setup Time
5
-
5
-
ns
(Note 3)
t12
ARDY or ARDYEN Hold Time
30
-
25
-
ns
(Note 3)
t13
RES Setup Time
20
-
18
-
ns
(Notes 3, 7)
t14
RES Hold Time
10
-
8
-
ns
(Notes 3, 7)
t16
CLK Period
50
-
40
-
t17
CLK LOW Time
12
-
11
-
ns
(Notes 2, 6)
t18
CLK HIGH Time
16
-
13
-
ns
(Notes 2, 6)
t21
READY Inactive Delay
5
-
5
-
ns
At 0.8V (Note 4), Test Condition 2
t22
READY Active Delay
-
24
-
18
ns
At 0.8V (Note 4)
t23
PCLK Delay
-
20
-
16
ns
C
L
= 75pF, Test Condition 1
t24
RESET Delay
-
27
-
26
ns
C
L
= 75pF, Test Condition 3
t25
PCLK LOW Time
t16 -10
-
t16 -10
-
na
C
L
= 75pF (Note 5)
t26
PCLK HIGH Time
t16 -10
-
t16 -10
-
ns
C
L
= 75pF (Note 5)
NOTES:
1. V
CC
= 4.5V and 5.5V unless otherwise specified. CLK loading: C
L
= 100pF.
2. With the internal crystal oscillator using recommended crystal and capacitive loading; or with the EFI input meeting specifications t
1
and
t
2
. The recommended crystal loading for CLK frequencies of 8MHz to 20MHz are 25pF from pin X1 to ground, and 15pF from pin X2 to
ground; for CLK frequencies from 20MHz to 25MHz the recommended loading is 15pF from pin X1 to GND. These recommended values
are +5pF and include all stray capacitance. Decouple V
CC
and GND as close to the 82C284 as possible.
3. This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at a specific CLK edge.
4. The pull-up resistor value for the READY pin is 620
with the rated 150pF load.
5. t
16
refers to any allowable CLK period.
6. When using a crystal with the recommended capacitive loading, CLK output HIGH and LOW times are guaranteed to meet 80C286 re-
quirements.
7. Measured from 1.0V on the CLK to 0.8V on the RES waveform for RES waveform for RES active and to 4.2V on the RES waveform for
RES inactive.
8. Input test waveform characteristics: V
IL
= 0V, V
lH
= 4.5V.
AC Electrical Specifications
T
A
= 0
o
C to +70
o
C (CD82C284); V
CC
= 5V
±
10%
(Continued)
T
A
= -40
o
C to +85
o
C (lD82C284)
AC Timings are Referenced to 0.8V and 2.0V Points of the Signals as Illustrated in Waveforms,
Unless Otherwise Noted.
SYMBOL
PARAMETER
10MHz
12.5MHz
UNIT
TEST CONDITIONS
MIN
MAX
MIN
MAX
UNTESTED SPECIFICATIONS
SYMBOL
PARAMETER
10MHz
12.5MHz
UNITS
CONDlTIONS
(NOTE 1)
MIN
MAX
MIN
MAX
C
IN
Input Capacitance
-
10
-
10
pF
FREQ = 1MHz, All measurements are
referenced to device GND, T
A
= +25
o
C
t15A
EFI HIGH to CLK LOW Delay
-
30
-
25
ns
(Note 2)
t15B
EFI LOW to CLK HIGH Delay
-
35
-
30
ns
(Note 3)
82C284
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ID82C82 | CMOS Octal Latching Bus Driver |
| ID82C83H | CMOS Octal Latching Inverting Bus Driver |
| ID82C84A | RES,CHIP 1/8W 5% 33 OHM |
| ID82C85 | CMOS Static Clock Controller/Generator |
| ID82C86H | CMOS Octal Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ID82C284-10 | 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述: |
| ID82C284-12 | 制造商:Rochester Electronics LLC 功能描述:PERIPH CLK GENERATOR 5V 12.5MHZ 18CDIP IND - Bulk |
| ID82C37A | 制造商:HARRIS 制造商全稱:HARRIS 功能描述:CMOS High Performance Programmable DMA Controller |
| ID82C37A-12 | 制造商:HARRIS 制造商全稱:HARRIS 功能描述:CMOS High Performance Programmable DMA Controller |
| ID82C37A-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。