![](http://datasheet.mmic.net.cn/270000/GMS30C7201_datasheet_16026051/GMS30C7201_264.png)
Slow AMBA Peripherals
13-34
GMS30C7201 Data Sheet
system reset.
All PIO signals can be used as interrupt sources according to the settings. Each port
has the following registers and interrupt signals to interrupt controller. Interrupt
controller receives active HIGH, level mode interrupt sources only. But PIO block can
receive not only active HIGH or active LOW, but also level or edge mode signals. Then
interprets and sends interrupt request to the interrupt controller. All bits can be
controlled separately.
P[A,B,C,D]IM
Interrupt Mask Register. Bits set in this 8-bit read/write register will
select the corresponding pin to become an interrupt source. All bits
are cleared by a system reset.
0 = disable interrupt (default)
1 = enable interrupt
P[A,B,C,D]IS
Interrupt Status Register. Values in this 8-bit read-only register
represents that the interrupt requests are pending on corresponding
pins. All bits are cleared by a system reset.
0 = no interrupt request
1 = interrupt pending
(masked interrupt is always 0)
P[A,B,C,D]IE
Edge Mode Register. Bits set in this 8-bit read/write register will
select the corresponding pin to become an edge mode interrupt
source. All bits are cleared by a system reset.
0 = level mode (default)
1 = edge mode
P[A,B,C,D]IC
Clear Register. Bits set in this 8-bit write-only register will clear the
stored interrupt request of corresponding bit in edge mode. All bits
are automatically cleared after written.
0 = no action (default)
1 = clear interrupt source (self reset)
P[A,B,C,D]IP
Polarity Register. Bits set in this 8-bit read/write register will select
the corresponding pin to become an active LOW mode interrupt
source. All bits are cleared by a system reset. After accessing this
register, the Edge Mode register should be cleared with the Clear
register.
0 = active HIGH mode
1 = active LOW mode
TICR
TIC Mode Selection Register. This 1-bit write register will select TIC
mode for PORTC[7:0] and PORTD[6:4]. When set, the read of PDR
returns the value of the PDR register instead of external pin
signals.This is for production test purposes only. It should always be
clear in normal operation.
PMPSB
Multi-function Pin Selection Register for PORTB. Bits set in this 6-bit
read/write register will select the corresponding pin to become a PIO
pin.