- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97920 > EP20K60ETI144-3ES Dual Voltage Monitor with Intergrated CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | EP20K60ETI144-3ES |
| 元件分類： | 電源監(jiān)測(cè) |
| 英文描述： | Dual Voltage Monitor with Intergrated CPU Supervisor |
| 中文描述： | 雙電壓監(jiān)視器集成CPU監(jiān)控 |
| 文件頁(yè)數(shù)： | 21/114頁(yè) |
| 文件大?。?/td> | 1623K |
| 代理商： | EP20K60ETI144-3ES |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
14
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Each LE has two outputs that drive the local, MegaLAB, or FastTrack
Interconnect routing structure. Each output can be driven independently
by the LUT’s or register’s output. For example, the LUT can drive one
output while the register drives the other output. This feature, called
register packing, improves device utilization because the register and the
LUT can be used for unrelated functions. The LE can also drive out
registered and unregistered versions of the LUT output.
The APEX 20K architecture provides two types of dedicated high-speed
data paths that connect adjacent LEs without using local interconnect
paths: carry chains and cascade chains. A carry chain supports high-speed
arithmetic functions such as counters and adders, while a cascade chain
implements wide-input functions such as equality comparators with
minimum delay. Carry and cascade chains connect LEs 1 through 10 in an
LAB and all LABs in the same MegaLAB structure.
Carry Chain
The carry chain provides a very fast carry-forward function between LEs.
The carry-in signal from a lower-order bit drives forward into the higher-
order bit via the carry chain, and feeds into both the LUT and the next
portion of the carry chain. This feature allows the APEX 20K architecture
to implement high-speed counters, adders, and comparators of arbitrary
width. Carry chain logic can be created automatically by the Quartus II
software Compiler during design processing, or manually by the designer
during design entry. Parameterized functions such as library of
parameterized modules (LPM) and DesignWare functions automatically
take advantage of carry chains for the appropriate functions.
The Quartus II software Compiler creates carry chains longer than ten LEs
by linking LABs together automatically. For enhanced fitting, a long carry
chain skips alternate LABs in a MegaLAB structure. A carry chain longer
than one LAB skips either from an even-numbered LAB to the next even-
numbered LAB, or from an odd-numbered LAB to the next odd-
numbered LAB. For example, the last LE of the first LAB in the upper-left
MegaLAB structure carries to the first LE of the third LAB in the
MegaLAB structure.
Figure 6 shows how an n-bit full adder can be implemented in n + 1 LEs
with the carry chain. One portion of the LUT generates the sum of two bits
using the input signals and the carry-in signal; the sum is routed to the
output of the LE. The register can be bypassed for simple adders or used
for accumulator functions. Another portion of the LUT and the carry chain
logic generates the carry-out signal, which is routed directly to the carry-
in signal of the next-higher-order bit. The final carry-out signal is routed
to an LE, where it is driven onto the local, MegaLAB, or FastTrack
Interconnect routing structures.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP20K100ERI208-1ES | Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP |
| EP20K100ERI208-2ES | Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP |
| EP20K100ERI208-3ES | FPGA |
| EP20K100ERI240-1ES | FPGA |
| EP20K100ERI240-2ES | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP2101-7R | 制造商:Power-One 功能描述:DC/DC PS DUAL-OUT 3.3V/5.1V 20A/18A 91W 15PIN - Bulk |
| EP2101-9R | 功能描述:EURO-CASSETTE 110W 3.3V + 5.1V RoHS:否 類別:電源 - 外部/內(nèi)部（非板載） >> DC DC Converters 系列:* 標(biāo)準(zhǔn)包裝:1 系列:Quint 類型:隔離 輸入電壓:24V 輸出:24V 輸出數(shù):1 輸出 - 1 @ 電流（最大）:24 VDC @ 50A 輸出 - 2 @ 電流（最大）:- 輸出 - 3 @ 電流（最大）:- 輸出 - 4 @ 電流（最大）:- 功率（瓦特）:1200W 安裝類型:底座安裝 工作溫度:0°C ~ 40°C 效率:- 封裝/外殼:模塊 尺寸/尺寸:4.33" L x 9.09" W x 6.14" H（110mm x 231mm x 156mm） 包裝:散裝 電源（瓦特）- 最大:1200W 批準(zhǔn):- 其它名稱:277-69722866365-NDQUINT-BAT/24DC/12AH |
| EP21-6.9KOHMS.1PCT | 制造商: 功能描述: 制造商:undefined 功能描述: |
| EP21FPD1ABE | 制造商:ITT 制造商全稱:ITT Industries 功能描述:Sealed Tiny Pushbutton Switches |
| EP21FPD1AKE | 制造商:ITT 制造商全稱:ITT Industries 功能描述:Sealed Tiny Pushbutton Switches |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。