參數(shù)資料
型號: EP1K50FI256-2N
廠商: Altera
文件頁數(shù): 52/86頁
文件大小: 0K
描述: IC ACEX 1K FPGA 50K 256-FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 90
系列: ACEX-1K®
LAB/CLB數(shù): 360
邏輯元件/單元數(shù): 2880
RAM 位總計(jì): 40960
輸入/輸出數(shù): 186
門數(shù): 199000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FBGA(17x17)
56
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Table 24. EAB Timing Microparameters
Symbol
Parameter
Conditions
tEABDATA1
Data or address delay to EAB for combinatorial input
tEABDATA2
Data or address delay to EAB for registered input
tEABWE1
Write enable delay to EAB for combinatorial input
tEABWE2
Write enable delay to EAB for registered input
tEABRE1
Read enable delay to EAB for combinatorial input
tEABRE2
Read enable delay to EAB for registered input
tEABCLK
EAB register clock delay
tEABCO
EAB register clock-to-output delay
tEABBYPASS
Bypass register delay
tEABSU
EAB register setup time before clock
tEABH
EAB register hold time after clock
tEABCLR
EAB register asynchronous clear time to output delay
tAA
Address access delay (including the read enable to output delay)
tWP
Write pulse width
tRP
Read pulse width
tWDSU
Data setup time before falling edge of write pulse
tWDH
Data hold time after falling edge of write pulse
tWASU
Address setup time before rising edge of write pulse
tWAH
Address hold time after falling edge of write pulse
tRASU
Address setup time before rising edge of read pulse
tRAH
Address hold time after falling edge of read pulse
tWO
Write enable to data output valid delay
tDD
Data-in to data-out valid delay
tEABOUT
Data-out delay
tEABCH
Clock high time
tEABCL
Clock low time
相關(guān)PDF資料
PDF描述
EP1K50FI256-2 IC ACEX 1K FPGA 50K 256-FBGA
EP1K50FC256-1N IC ACEX 1K FPGA 50K 256-FBGA
A54SX32A-FFGG144 IC FPGA SX 48K GATES 144-FBGA
A54SX32A-FFG144 IC FPGA SX 48K GATES 144-FBGA
ABC50DREN-S13 CONN EDGECARD 100PS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1K50FI256-2P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-2X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-3F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)