- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97907 > ELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN PDF資料下載
參數(shù)資料
| 型號： | ELANSC410 |
| 英文描述： | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| 中文描述： | ElanSC410 - ElanSC410框圖 |
| 文件頁數(shù)： | 50/119頁 |
| 文件大小： | 1167K |
| 代理商： | ELANSC410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁
36
lanSC310 Microcontroller Data Sheet
PREL IMINARY
LRDY
Local Bus Device Ready (Input; Active Low)
This signal is used by the local bus devices to terminate
the current bus cycle.
M/IO
Local Bus Memory/I/O (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a memory or an I/O cycle. A Low
on this signal indicates that the current cycle is an I/O
cycle.
W/R
Local Bus Write/Read (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a Read or a Write cycle. A Low
on this signal indicates that the current cycle is a Read
cycle.
A23–A12
Local Bus Upper Address Lines (Output)
These signals are the local bus CPU address lines
when in Local Bus mode. These signals are combined
with the SA11–SA0 signals to form the complete CPU
address bus during local bus cycles.
MAXIMUM ISA BUS INTERFACE
The pins listed below as part of the “ISA Bus Interface”
are available when the lanSC310 microcontroller pin
configuration is configured to enable the maximum ISA
Bus. When the maximum ISA bus interface is enabled,
the CPU local bus interface is disabled. (This mode
does not support master and ISA refresh cycles.)
For more information, see “Maximum ISA Interface ver-
lanTMSC300 and
lanTMSC310 Devices’ ISA Bus Anomalies Application
Note, order #20747.
0WS
Zero Wait State (Input; Active Low)
This input can be driven active by an ISA memory de-
vice to indicate that it can accept a Zero Wait State
memory cycle.
BALE
Bus Address Latch Enable (Output; Active High)
This PC/AT-compatible signal is used by external de-
vices to latch the LA signals for the current cycle.
DACK7, DACK6, DACK5, DACK3, DACK2, DACK1,
DACK0
DMA Acknowledge (Output; Active Low)
DMA acknowledge signals are active Low output pins
that acknowledge their corresponding DMA requests.
Note: The DACK1, DACK2, and DACK5 signals are
also available in Local Bus mode.
DRQ7, DRQ6, DRQ5, DRQ3, DRQ2, DRQ1, DRQ0
DMA Request (Input; Active High)
DMA Request signals are asynchronous DMA channel
request inputs used by peripheral devices to gain ac-
cess to a DMA service.
Note: The DRQ1, DRQ2, and DRQ5 signals are also
available in the local bus pin configuration.
IOCHCHK
I/O Channel Check (Input; Active Low)
This is a PC/AT-compatible signal used to generate an
NMI or SMI.
Note: IOCHCHK is also available in the Local Bus pin
configuration.
IRQ15, IRQ14, IRQ12–IRQ9, IRQ7–IRQ3, IRQ1
Interrupt Request
(Inputs; Rising Edge/Active High Trigger)
Interrupt Request input pins signal the internal 8259
compatible interrupt controller that an I/O device needs
servicing. IRQ3 and IRQ6 are shared with PIRQ0 and
PIRQ1.
IRQ0 is internally connected to the counter/timer, IRQ2
is used for cascading, and IRQ8 is connected to the
RTC. IRQ13 is reserved. IRQ0, IRQ2, IRQ8, and
IRQ13 are not available externally.
Note: IRQ4, IRQ12, and IRQ15 are also available in
the Local Bus pin configuration.
LA23–LA17
Latchable ISA Address Bus (Outputs)
These are the ISA latchable address signals. These
signals are valid early in the bus cycle so that external
peripherals may have time to decode the address and
return certain control feedback signals such as
MCS16.
LMEG
Address is in Low Meg (Output; Active Low)
This signal is active (Low) whenever the address for
the current cycle is in the first Mbyte of memory ad-
dress space (SA23 = SA22 = SA21 = SA20 = 0).
Note: LMEG should not be used to generate SMEMR
or SMEMW. Instead, address lines SA23–SA20 should
be decoded. For more information about LMEG, see the
lanTMSC300 and lanTMSC310 Devices’ ISA Bus
Anomalies Application Note
, order #20747.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELH0032G | Fast Operational Amplifier |
| ELH0033G | Fast Buffer Amplifier |
| ELH0101CK | Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0°C to 70°C; Package: 8-SOIC T&R |
| ELH0101ACK | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN |
| ELH0101 | Power Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC410-100AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC410-100ACAD | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC410-100AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA |
| ELANSC410-33AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。