參數(shù)資料
型號(hào): ELANSC410
英文描述: Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 16-QFN
中文描述: ElanSC410 - ElanSC410框圖
文件頁(yè)數(shù): 49/119頁(yè)
文件大小: 1167K
代理商: ELANSC410
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
lanSC310 Microcontroller Data Sheet
35
PREL IMINARY
are asserted Low immediately after reset, and the
PMC3 signal is asserted High immediately after reset.
Each of the PMC pins can then be programmed to be
High or Low for each of the lanSC310 microcontroller
power management modes.
SUS/RES
Suspend/Resume Operation (Input; Rising Edge)
When the lanSC310 microcontroller is in High Speed
PLL, Low Speed PLL, or Doze mode, a positive edge
on this pin causes the internal logic to step down
through the Power Management modes (one per re-
fresh cycle) until Sleep mode is entered. If in Sleep,
Suspend, or Off mode, a positive edge on this pin
causes the lanSC310 microcontroller to enter the
High Speed PLL mode.
MISCELLANEOUS INTERFACE
LF1, LF2, LF3, LF4 (Analog inputs)
Loop Filters
These pins are used to connect external components
that make up the loop filters for the internal PLLs. For
more information, see “Loop Filters” on page 86.
X1OUT [BAUD-OUT]
14-MHz/UART Output
This can be programmed to be either the 14.336-MHz
clock or the serial baud rate clock for serial infrared de-
vices. The 14.336-MHz output can be used by external
video controllers. As BAUD_OUT, it is 16 x the bit data
rate of the serial port and is used by serial infrared
devices.
X14OUT
14-MHz Output
The Parallel Port AFDT output can be programmed to
become X14OUT, a 14.336-MHz clock.
X32IN, X32OUT
32.768-kHz Crystal Interface
These pins are used for the 32.768-kHz crystal. This is
the main clock source for the lanSC310 microcontrol-
ler and is used to drive the internal Phase-Locked
Loops that generate all other clock frequencies needed
in the system. For more information, see “Crystal Spec-
LOCAL BUS INTERFACE
The following list of pins is specific to local bus function-
ality. In Local Bus mode, additional ISA pins are also
available. These pins are described in the next section
“Maximum ISA Bus Interface” because these pins are
available in both Local Bus and Maximum ISA Bus
modes.
For more information, see “Maximum ISA Interface ver-
ADS
Local Bus Address Strobe (Output; Active Low)
Local Bus Address Strobe is an active Low address
strobe signal for 386 local bus devices.
BHE
Local Bus Byte High Enable (Output; Active Low)
This signal indicates to the local bus devices that data
is being transferred on the high byte of the data bus.
BLE
Local Bus Byte Low Enable (Output; Active Low)
This signal indicates to the local bus devices that data
is being transferred on the low byte of the data bus.
CPUCLK (PULLUP)
CPU 2X Clock (Output)
This is the timing reference for the local bus device.
The high-speed PLL can be programmed to provide
one of the clock frequencies shown on page 44.
CPURDY
386 CPU Ready Signal (Output; Active Low)
This signal shows the current state of the 386 core
CPU’s CPURDY signal.
CPURST (RSVD)
CPU Reset (Output; Active High)
This signal is used to force the local bus device to an
initial condition. It is also used to allow the local bus de-
vice to synchronize to the CPUCLK. This signal is
taken directly from the internal CPU reset.
D/C
Local Bus Data/Control (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a Data cycle or a Control cycle.
A Low on this signal indicates that the current cycle is
a Control cycle.
LDEV (RSVD)
Local Bus Device Select (Input; Active Low)
This signal is used by the local bus devices to signal
that they will respond to the current cycle. If LDEV is
not driven active by the time required in Table 51 on
page 98, then the cycle defaults to an ISA bus cycle.
相關(guān)PDF資料
PDF描述
ELH0032G Fast Operational Amplifier
ELH0033G Fast Buffer Amplifier
ELH0101CK Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0&degC to 70°C; Package: 8-SOIC T&R
ELH0101ACK Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN
ELH0101 Power Operational Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC410-100AC 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC410-100ACAD 制造商:Advanced Micro Devices 功能描述:
ELANSC410-100AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-33AC 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA
ELANSC410-33AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers