- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97907 > ELANSC310 Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC310 |
| 英文描述： | Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| 中文描述： | 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī) |
| 文件頁(yè)數(shù)： | 81/119頁(yè) |
| 文件大?。?/td> | 1167K |
| 代理商： | ELANSC310 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
64
lanSC310 Microcontroller Data Sheet
PREL IMINARY
System Test and Debug
The lanSC310 microcontroller provides test and
debug features compatible with the standard Test Ac-
cess Port (TAP) and Boundary-Scan Architecture
(JTAG).
The test and debug logic contains the following ele-
ments:
n Five extra pins—TDI, TMS, TCK, TDO, and TRST
(JTAGEN). JTAGEN is dedicated; the other four are
multiplexed.
n Test Access Port (TAP) controller, which decodes
the inputs on the Test Mode Select (TMS) line to
control test operations.
n Instruction Register (IR), which accepts instructions
from the Test Data Input (TDI) pin. The instruction
codes select the specific test or debug operation to
be performed or the test data register to be ac-
cessed.
n Test Data Registers: Boundary Scan Register
(BSR), Device Identification Register (DID), and By-
pass Register (BPR).
Test Access Port (TAP) Controller
The TAP controller is a synchronous, finite state ma-
chine that controls the sequence of operations of the
test logic. The TAP controller changes state in re-
sponse to the rising edge of TCK and defaults to the
test-logic-reset state at power-up. Reinitialization to the
test-logic-reset state is accomplished by holding the
TMS pin High for five TCK periods.
Instruction Register
The Instruction Register is a 4-bit register that allows
instructions to be serially shifted into the device. The in-
struction determines either the test to execute or the
data register to access, or both. The least significant bit
is nearest the TDO output. When the TAP controller en-
ters the capture-IR state, the instruction register is
loaded with the default instruction IDCODE. This is
done to test for faults in the boundary scan connections
at the board level.
Boundary Scan Register
The Boundary Scan Register is a serial shift register
from TDI to TDO, consisting of all the boundary scan
register bits and control cells in each I/O buffer.
Device Identification Register
The Device Identification Register is a 32-bit register
that contains the AMD ID code for the lanSC310 mi-
crocontroller: 195FA003h.
Bypass Register
The Bypass Register provides a path from TDI to TDO
with one clock cycle latency. It helps to bypass a chip
completely while testing boards containing many chips.
Test Access Port Instruction Set
The following instructions are supported:
n Sample/Preload. This instruction enables the sam-
pling of the contents of the boundary scan registers
as well as the serial loading of the boundary scan
registers through TDI.
n Bypass. This instruction connects TDI and TDO
through a 1-bit shift register, the Bypass Register.
n Extest. This instruction enables the parallel loading
of the boundary scan registers. The device inputs
are captured at the input boundary scan cell and the
device outputs are captured at the output boundary
scan cells.
n IDCODE. This instruction connects the ID code reg-
ister between TDI and TDO. The ID code register
contains the fixed ID code value for the device.
JTAG Software
The lanSC310 microcontroller uses combined bidi-
rectional cells. The total number of shifts required to
load the lanSC310 Boundary Scan Register is 173.
The following table shows the relative position of all the
lanSC310 JTAG cells. Note that:
n The chain starts at PMC2 (pin 77) connected to TDI.
n The chain ends at 8042CS (pin 75) connected to
TDO.
n The control cells are located within the chain, their
relative position being indicated in the table.
n The MUXed signals (TCK, TDI, TDO, and TMS) are
not part of the cell chain.
n Control cells are active Low.
n Refer to Figure 10–22 of the IEEE 1149 standard.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC410 | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| ELH0032G | Fast Operational Amplifier |
| ELH0033G | Fast Buffer Amplifier |
| ELH0101CK | Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0°C to 70°C; Package: 8-SOIC T&R |
| ELH0101ACK | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25KC | 制造商:ADVANCED MICRO DEVICES,INC 功能描述: |
| ELANSC310-25KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC310-33 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。