參數(shù)資料
型號(hào): ELANSC310
英文描述: Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller
中文描述: 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī)
文件頁(yè)數(shù): 116/119頁(yè)
文件大?。?/td> 1167K
代理商: ELANSC310
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
96
lanSC310 Microcontroller Data Sheet
PREL IMINARY
Notes:
For more information about DRAM first cycle write wait states, see the DRAM First Cycle Wait State Select Logic table in
Chapter 4 of the lanTMSC310 Microcontroller Programmer’s Reference Manual, order #20665.
Notes:
For more information about DRAM bank miss wait states, see the DRAM Bank Miss Wait State Select Logic table in Chapter 4
of the lanTMSC310 Microcontroller Programmer’s Reference Manual, order #20665.
Table 49.
DRAM First Cycle Write Access (See Figure 39)
Symbol
Parameter Description
Wait State
Min
Max
Unit
t5c
D15–D0 setup to CAS Low (write)
N/A
5
ns
t27d
MWE setup to CAS Low (first cycle)
N/A
20
ns
t30
MA valid setup to RAS Low
N/A
0
ns
t31
MA hold from RAS Low
N/A
10
ns
t32
MA setup to CAS Low
N/A
0
ns
t33
RAS hold from CAS Low
N/A
20
ns
t34
RAS precharge from CAS High
N/A
10
ns
t38
MA hold from CAS active
N/A
15
ns
t39
RAS to CAS delay
N/A
20
ns
t40
RAS pulse width
N/A
70
10,000
ns
t41d
CAS pulse width (first cycle, write)
115
ns
245
375
ns
t43
MWE hold from CAS Low
N/A
15
ns
t44d
CAS hold from RAS Low (first cycle, write)
145
ns
275
ns
3
105
ns
t49
D15–D0 hold from CAS Low (write)
N/A
15
ns
Table 50.
DRAM Bank/Page Miss Write Cycles (See Figure 39)
Symbol
Parameter Description
Wait State
Min
Max
Unit
t5c
D15–D0 valid to CAS Low (write)
N/A
5
ns
t27c
MWE to CAS Low
365
ns
465
ns
580
ns
t29b
CAS precharge
N/A
60
ns
t33
RAS hold from CAS Low
20
ns
t34
RAS precharge from CAS High
10
ns
t36
RAS precharge
338
ns
438
ns
553
ns
t39
RAS to CAS delay
N/A
20
ns
t40
RAS pulse width
N/A
70
10,000
ns
t41c
CAS pulse width (page miss write)
330
ns
460
ns
575
ns
t44c
CAS hold from RAS Low (page miss write)
360
ns
490
ns
5
105
ns
t49
D15–D0 hold from CAS Low (write)
N/A
15
ns
相關(guān)PDF資料
PDF描述
ELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 16-QFN
ELH0032G Fast Operational Amplifier
ELH0033G Fast Buffer Amplifier
ELH0101CK Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0&degC to 70°C; Package: 8-SOIC T&R
ELH0101ACK Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC310-25 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25KC 制造商:ADVANCED MICRO DEVICES,INC 功能描述:
ELANSC310-25KI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC310-33 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller