- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97907 > ELANSC310 Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC310 |
| 英文描述： | Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| 中文描述： | 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī) |
| 文件頁(yè)數(shù)： | 64/119頁(yè) |
| 文件大?。?/td> | 1167K |
| 代理商： | ELANSC310 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
lanSC310 Microcontroller Data Sheet
49
PREL IMINARY
The Micro Power Refresh bit will always be cleared
whenever the RESIN input is sampled Low. Therefore,
when the core is initially powered up, the Micro Power
DRAM refresh feature will be disabled. This bit is unaf-
fected by the IORESET input. This bit will provide the
system BIOS with a mechanism to determine whether
or not the system DRAM data has been retained after
a reset (IORESET) has occurred.
If Self-Refresh mode is selected and enabled for Micro
Power Off mode, then when Micro Power Off mode is
exited, the lanSC310 microcontroller will properly
force a CAS-before-RAS refresh cycle to cause the
DRAMs to exit the Self-Refresh mode. The lanSC310
microcontroller then transitions to the normal CAS-be-
fore-RAS refresh mode. This functionality is exactly the
same as the Self-Refresh mode exit when the CPU
Clock Stopped mode is exited. The lanSC310 micro-
controller generates one CAS-before-RAS refresh
cycle to force the DRAM to exit the Self-Refresh mode.
This is also true for the Micro Power DRAM refresh fea-
ture.
The timing diagrams in Figure 34 and Figure 35 on
page 91 show the sequence required to guarantee a
proper transition into the Micro Power state. This se-
quence is especially critical when the DRAM refresh
option is selected. Note that the power pins of the
lanSC310 microcontroller must be kept stable for
some time after the IORESET input has gone active.
“Stable” means that these power pins should remain at
least at their VCC (min) value for the specified time in-
dicated in Table 45 on page 88.
RESIN and IORESET
The lanSC310 microcontroller has two reset inputs to
support the Micro Power Off mode. These two inputs
are RESIN and IORESET. If Micro Power Off mode is
not to be used, the system designer should drive these
two inputs from a common power-on reset source.
Note that the RESIN signal is a 3.3-V only input and is
not 5-V safe. For more details, see Table 23 on page
RSTDRV Signal Timing
RSTDRV is High True output of the lanSC310 micro-
controller and is a function of the internal core’s reset
state, the state of the RESIN and IORESET signals, and
the value for the PLL start-up timer in the Clock Control
Register (Index 8Fh). (For more information, see “Loop
Filters” on page 86.) RSTDRV indicates that the PLLs
are gated off from the core and prevents the CPU from
executing instructions until the PLL outputs have stabi-
lized.
RSTDRV is asserted immediately whenever VCC
power is applied and either RESIN or IORESET is as-
serted. The pulse width of RSTDRV may vary and is
determined by the PLL start-up timer and whether or
not IORESET and/or RESIN is deasserted (i.e., cold boot
versus warm reset or Micro Power Off mode exit).
On a cold boot, when RESIN is asserted while power is
applied to the VCC inputs and then deasserted after
time delay (t1), the RSTDRV is immediately asserted
when power is applied, and then held True until RESIN
and IORESET are deasserted. Because the assertion of
RESIN
causes all the configuration registers to be reset
to their default values, the PLL start-up time value in
the Clock Control Register is set to 4 ms and is insuffi-
cient time for the PLLs to start up. This is why the VCC-
to-RESIN timing specification (t1) of 1 second is re-
quired to allow sufficient time for the crystal and the
PLLs to power up and stabilize before RESIN and IORE-
SET
allow RSTDRV to be deasserted.
On a warm reset, the power stays on and the VCC in-
puts are already powered up while the PLLs are either
powered and running or gated off. RSTDRV is asserted
quickly after RESIN is asserted, with the pulse width
also determined by the RESIN pulse width, because the
default PLL start-up timer has a value of 4 ms. It is
therefore recommended that the system design guar-
antees at least a minimum RESIN pulse width of 250 ms
for warm resets.
On a wake-up from Micro Power Off mode, VCC and
AVCC power to the core is maintained active, and the
Clock Configuration Register value for the PLL start-up
timer is preserved, but power is removed from all the
other VCC inputs, and the PLLs are gated off. RSTDRV
is asserted internally and the output is driven active as
soon as VSYS is powered up. When IORESET is first
asserted to go into Micro Power Off mode, RSTDRV is
immediately asserted igh. When power is removed
from the VSYS input (which is also VCCIO for RST-
DRV), the voltage level of RSTDRV begins to decay at
the same rate as VSYS until it reaches around 0.7 V,
where it remains while in Micro Power Off mode. This
indicates that RSTDRV is still asserted internally inside
the microcontroller and is attempting to drive the exter-
nal pin High, but is unable to without power applied to
its I/O driver. When exiting Micro Power Off mode, as
soon as VSYS is powered up, RSTDRV is immediately
driven High and will remain High until the IORESET sig-
nal is de-asserted and the preserved programmed
value in the PLL start-up timer has expired.
Force Term
Figure 4 on page 48 and Table 23 on page 50 show the
function of the IORESET, RESIN, and Force Term.
When in Micro Power Off mode, it is important not to
back power any of the powered-off internal power
clamp voltage sources for each signal pin. Ensure that
all signals, which are either driven by (VCCIO) or
clamped to (VCC Clamp) a powered-off voltage
source, are also either powered off or driven Low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC410 | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| ELH0032G | Fast Operational Amplifier |
| ELH0033G | Fast Buffer Amplifier |
| ELH0101CK | Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0°C to 70°C; Package: 8-SOIC T&R |
| ELH0101ACK | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25KC | 制造商:ADVANCED MICRO DEVICES,INC 功能描述: |
| ELANSC310-25KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC310-33 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。