- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97907 > ELANSC310 Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC310 |
| 英文描述： | Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| 中文描述： | 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī) |
| 文件頁(yè)數(shù)： | 50/119頁(yè) |
| 文件大?。?/td> | 1167K |
| 代理商： | ELANSC310 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
36
lanSC310 Microcontroller Data Sheet
PREL IMINARY
LRDY
Local Bus Device Ready (Input; Active Low)
This signal is used by the local bus devices to terminate
the current bus cycle.
M/IO
Local Bus Memory/I/O (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a memory or an I/O cycle. A Low
on this signal indicates that the current cycle is an I/O
cycle.
W/R
Local Bus Write/Read (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a Read or a Write cycle. A Low
on this signal indicates that the current cycle is a Read
cycle.
A23–A12
Local Bus Upper Address Lines (Output)
These signals are the local bus CPU address lines
when in Local Bus mode. These signals are combined
with the SA11–SA0 signals to form the complete CPU
address bus during local bus cycles.
MAXIMUM ISA BUS INTERFACE
The pins listed below as part of the “ISA Bus Interface”
are available when the lanSC310 microcontroller pin
configuration is configured to enable the maximum ISA
Bus. When the maximum ISA bus interface is enabled,
the CPU local bus interface is disabled. (This mode
does not support master and ISA refresh cycles.)
For more information, see “Maximum ISA Interface ver-
lanTMSC300 and
lanTMSC310 Devices’ ISA Bus Anomalies Application
Note, order #20747.
0WS
Zero Wait State (Input; Active Low)
This input can be driven active by an ISA memory de-
vice to indicate that it can accept a Zero Wait State
memory cycle.
BALE
Bus Address Latch Enable (Output; Active High)
This PC/AT-compatible signal is used by external de-
vices to latch the LA signals for the current cycle.
DACK7, DACK6, DACK5, DACK3, DACK2, DACK1,
DACK0
DMA Acknowledge (Output; Active Low)
DMA acknowledge signals are active Low output pins
that acknowledge their corresponding DMA requests.
Note: The DACK1, DACK2, and DACK5 signals are
also available in Local Bus mode.
DRQ7, DRQ6, DRQ5, DRQ3, DRQ2, DRQ1, DRQ0
DMA Request (Input; Active High)
DMA Request signals are asynchronous DMA channel
request inputs used by peripheral devices to gain ac-
cess to a DMA service.
Note: The DRQ1, DRQ2, and DRQ5 signals are also
available in the local bus pin configuration.
IOCHCHK
I/O Channel Check (Input; Active Low)
This is a PC/AT-compatible signal used to generate an
NMI or SMI.
Note: IOCHCHK is also available in the Local Bus pin
configuration.
IRQ15, IRQ14, IRQ12–IRQ9, IRQ7–IRQ3, IRQ1
Interrupt Request
(Inputs; Rising Edge/Active High Trigger)
Interrupt Request input pins signal the internal 8259
compatible interrupt controller that an I/O device needs
servicing. IRQ3 and IRQ6 are shared with PIRQ0 and
PIRQ1.
IRQ0 is internally connected to the counter/timer, IRQ2
is used for cascading, and IRQ8 is connected to the
RTC. IRQ13 is reserved. IRQ0, IRQ2, IRQ8, and
IRQ13 are not available externally.
Note: IRQ4, IRQ12, and IRQ15 are also available in
the Local Bus pin configuration.
LA23–LA17
Latchable ISA Address Bus (Outputs)
These are the ISA latchable address signals. These
signals are valid early in the bus cycle so that external
peripherals may have time to decode the address and
return certain control feedback signals such as
MCS16.
LMEG
Address is in Low Meg (Output; Active Low)
This signal is active (Low) whenever the address for
the current cycle is in the first Mbyte of memory ad-
dress space (SA23 = SA22 = SA21 = SA20 = 0).
Note: LMEG should not be used to generate SMEMR
or SMEMW. Instead, address lines SA23–SA20 should
be decoded. For more information about LMEG, see the
lanTMSC300 and lanTMSC310 Devices’ ISA Bus
Anomalies Application Note
, order #20747.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC410 | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| ELH0032G | Fast Operational Amplifier |
| ELH0033G | Fast Buffer Amplifier |
| ELH0101CK | Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0°C to 70°C; Package: 8-SOIC T&R |
| ELH0101ACK | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25KC | 制造商:ADVANCED MICRO DEVICES,INC 功能描述: |
| ELANSC310-25KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC310-33 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。