參數(shù)資料
型號： DS32506N#
廠商： Maxim Integrated Products
文件頁數(shù)： 64/130頁
文件大小： 0K
描述： IC LIU DS3/E3/STS-1 484-BGA
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 60
類型： 線路接口裝置（LIU）
規(guī)程： IEEE 1149.1
電源電壓： 1.8V, 3.3V
安裝類型： 表面貼裝
封裝/外殼： 484-BGA
供應商設備封裝： 484-BGA（23x23）
包裝： 管件
DS32506/DS32508/DS32512
39 of 130
Figure 8-9. Repetitive Pattern Synchronization State Diagram
Sync
Match
Verify
1 bit error
Pattern Matches
32
bit
s
w
ith
ou
t e
rr
or
s
6
of
64
bit
s
w
ith
err
ors
8.5.2.3
Receive Pattern Monitoring
Receive pattern monitoring monitors the incoming data stream for both an OOS condition and bit errors and counts
the incoming bits. An Out Of Synchronization (BERT.SR:OOS = 1) condition is declared when the synchronization
state machine is not in the “Sync” state. An OOS condition is terminated when the synchronization state machine is
in the “Sync” state. A change of state of the OOS status bit sets the BERT.SRL:OOSL latched status bit and can
cause an interrupt if enabled by BERT.SRIE:OOSIE.
Bit errors are determined by comparing the incoming data stream bit to the receive pattern generator output. If the
two bits do not match, a bit error is declared (BERT.SRL:BEL = 1), and the bit error and bit counts are incremented
(BERT.RBECR and BERT.RBCR, respectively). If the two bits do match, only the bit count is incremented. The bit
count and bit error count are not incremented when an OOS condition exists. The setting of the BEL status bit can
cause an interrupt if enabled by BERT.SRIE:BEIE.
8.5.3 Transmit Pattern Generation
The pattern generator generates the outgoing test pattern. The transmit pattern generator is a 32-bit shift register
that shifts data from the least significant bit (LSB) or bit 1 to the most significant bit (MSB) or bit 32. The input to bit
1 is the feedback. For a PRBS pattern (generating polynomial x
n + xy + 1), the feedback is an XOR of bit n and bit
y. For a repetitive pattern (length n), the feedback is bit n. The values for n and y are individually programmable (1
to 32 with y < n) in the BERT.PCR:PLF and PTF fields. The output of the receive pattern generator is the feedback.
If QRSS is enabled (BERT.PCR:QRSS = 1), the feedback is forced to be an XOR of bits 17 and 20, and the output
is forced to one if the next 14 bits are all zeros. For PRBS and QRSS patterns, the feedback is forced to one if bits
1 through 31 are all zeros. When a new pattern is loaded, the pattern generator is loaded with a seed/pattern value
before pattern generation starts. The seed/pattern value is programmable (0 - 2
n - 1) in the BERT.SPR registers.
The generated pattern can be inverted by setting BERT.CR:TPIC.
相關PDF資料
PDF描述
MAX1071CTC+T IC ADC 10BIT 1.5MSPS 12-TQFN
VE-B1X-IV-B1 CONVERTER MOD DC/DC 5.2V 150W
VI-B41-MW-F4 CONVERTER MOD DC/DC 12V 100W
MAX1076CTC+T IC ADC 10BIT 1.8MSPS 12-TQFN
VI-2TM-MX-F3 CONVERTER MOD DC/DC 10V 75W
相關代理商/技術參數(shù)
參數(shù)描述
DS32506N# 功能描述:網(wǎng)絡控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506N+ 功能描述:網(wǎng)絡控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506NA2 制造商:Maxim Integrated Products 功能描述:DS32506A2 X6 DS3/E3 LIU - Rail/Tube
DS32506NW 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506W 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*