參數(shù)資料
型號: DS32506N#
廠商: Maxim Integrated Products
文件頁數(shù): 114/130頁
文件大小: 0K
描述: IC LIU DS3/E3/STS-1 484-BGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 60
類型: 線路接口裝置(LIU)
規(guī)程: IEEE 1149.1
電源電壓: 1.8V, 3.3V
安裝類型: 表面貼裝
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-BGA(23x23)
包裝: 管件
DS32506/DS32508/DS32512
84 of 130
9.8 BERT Registers
ADDRESS
OFFSET
REGISTER
REGISTER DESCRIPTION
50h
BERT Control Register
52h
BERT Pattern Configuration Register
54h
BERT Seed/Pattern Register 1
56h
BERT Seed/Pattern Register 2
58h
Transmit Error Insertion Control Register
5Ah
Unused
5Ch
BERT Status Register
5Eh
BERT Status Register Latched
60h
BERT Status Register Interrupt Enable
62h
Unused
64h
Receive Bit Error Count Register 1
66h
Receive Bit Error Count Register 2
68h
Receive Bit Count Register 1
6Ah
Receive Bit Count Register 2
6Ch
Unused
6Eh
Unused
Register Name:
BERT.CR
Register Description:
BERT Control Register
Register Address:
n * 80h + 50h
Bit #
15
14
13
12
11
10
9
8
Name
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
PMUM
LPMU
RNPL
RPIC
MPR
APRD
TNPL
TPIC
Default
0
Bit 7: Performance Monitoring Update Mode (PMUM).
This bit specifies the source of the performance
monitoring update signal for the BERT block. See Section 8.7.4. Note: If RPMU or LPMU is one, changing the state
of this bit may cause a performance monitoring update to occur.
0 = Block-level update via BERT.CR:LPMU
1 = Port-level or global update as specified by PORT.CR1:PMUM
Bit 6: Local Performance Monitoring Update (LPMU).
When BERT.CR:PMUM = 0, this bit updates the
performance monitoring registers in the BERT block. When this bit transitions from low to high, the BERT.RBECR
and BERT.RBCR registers are updated with the latest counter values and the counters are reset. This bit should
remain high until the performance monitor update status bit (BERT.SR:PMS) goes high, and then it should be
brought back low, which clears the PMS status bit. If a counter increment occurs at the exact same time as the
counter reset, the counter is loaded with a value of one, and the “counter is non-zero” latched status bit is set. See
Section 8.7.4.
Bit 5: Receive New Pattern Load (RNPL).
A zero-to-one transition of this bit causes the programmed test pattern
(QRSS, PTS, PLF[4:0], PTF[4:0] in the BERT.PCR register, and BSP[31:0] in the BERT.SPR registers) to be
loaded into the receive pattern generator. This bit must be changed to zero and back to one for another pattern to
be loaded. Loading a new pattern forces the receive pattern generator out of the “Sync” state which causes a
resynchronization to be initiated. Note: The test pattern fields mentioned above must not change for four RCLK
cycles after this bit transitions from zero to one. See Section 8.5.1.
相關(guān)PDF資料
PDF描述
MAX1071CTC+T IC ADC 10BIT 1.5MSPS 12-TQFN
VE-B1X-IV-B1 CONVERTER MOD DC/DC 5.2V 150W
VI-B41-MW-F4 CONVERTER MOD DC/DC 12V 100W
MAX1076CTC+T IC ADC 10BIT 1.8MSPS 12-TQFN
VI-2TM-MX-F3 CONVERTER MOD DC/DC 10V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS32506N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506NA2 制造商:Maxim Integrated Products 功能描述:DS32506A2 X6 DS3/E3 LIU - Rail/Tube
DS32506NW 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32506W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray