- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9749 > DS32506N# (Maxim Integrated Products)IC LIU DS3/E3/STS-1 484-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS32506N# |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 57/130頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 484-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 1.8V, 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-BGA（23x23） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
DS32506/DS32508/DS32512
32 of 130
The DLOS detector supports the requirements of ANSI T1.231 for STS-1 LOS defects. At the STS-1 rate, the time
required for the DLOS detector to count 192 consecutive zeros falls in the range of 2.3
≤ T ≤ 100μs required by
ANSI T1.231 for declaring an LOS defect. Although the time required for the DLOS detector to count 192
consecutive pulse intervals with no excessive zeros is less than the 125
μs to 250μs period required by ANSI
T1.231 for clearing an LOS defect, a period of this length where LOS is inactive can easily be timed in software.
During LOS, the RCLK output pin is derived from the LIU’s reference clock. The ALOS detector has a longer time
constant than the DLOS detector. Thus, when the incoming signal is lost, the DLOS detector activates first
(asserting the RLOS pin and LOS status bit), followed by the ALOS detector. When a signal is restored, the DLOS
detector does not get a valid signal that it can qualify for no EXZ occurrences until the ALOS detector has seen the
signal rise above a signal level approximately 22dB below nominal.
8.3.6 Framer Interface Format and the B3ZS/HDB3 Decoder
The recovered data can be output in either bipolar or binary format. Reception of a B3ZS or HDB3 codeword is
flagged by the LINE.RSRL:ZSCDL latched status bit.
8.3.6.1
Bipolar Interface Format
To select the bipolar interface format, pull the RBIN pin low and clear the PORT.CR2:RBIN configuration bit. In
bipolar format, the B3ZS/HDB3 decoder is disabled and the recovered data is buffered and output on the RPOS
and RNEG outputs for subsequent decoding by a downstream framer or mapper. Received positive-polarity pulses
In DS3 and STS-1 modes an excessive zeros error (EXZ) is declared whenever there is an occurrence of 3 or
more zeros in a row in the receive data stream. In E3 mode, an EXZ error is declared whenever there is an
occurrence of 4 or more zeros. EXZs are flagged by the LINE.RSRL:EXZL and EXZCL latched status bits and
accumulated in the LINE.REXZCR register.
In all three modes (DS3, E3, and STS-1) a bipolar violation is declared if two positive pulses are received without
an intervening negative pulse or if two negative pulses are received without an intervening positive pulse. Bipolar
violations (BPVs) are flagged by the LINE.RSRL:BPVL and BPVCL latched status bits and accumulated in the
LINE.RBPVCR register.
8.3.6.2
Binary Interface Format
To select the binary interface format, pull the RBIN pin high (all ports) or set the PORT.CR2:RBIN configuration bit
(per port). In binary format, the B3ZS/HBD3 decoder is enabled, and the recovered data is decoded and output as
a binary (NRZ) value on the RDAT pin, while bipolar violations, code violations, and excessive zero errors are
detected and flagged on the RLCV pin.
In DS3 and STS-1 modes, B3ZS decoding is performed. In these modes, whenever a B3ZS codeword is found in
the receive data stream it is replaced with three zeros. In E3 mode HDB3 decoding is performed. In this mode,
whenever an HDB3 codeword is found in the receive data stream it is replaced with four zeros. The decoding
search criteria for a B3ZS/HDB3 codeword is programmable using the LINE.RCR:RDZSF control bit.
An excessive zeros error (EXZ) is declared in DS3 and STS-1 modes whenever there is an occurrence of 3 or
more zeros in a row in the receive data stream. In E3 mode, an EXZ error is declared whenever there is an
occurrence of 4 or more zeros in a row. EXZs are flagged by the LINE.RSRL:EXZL and EXZCL latched status bits
and accumulated in the LINE.REXZCR register.
A bipolar violation error (BPV error) is declared in DS3 and STS-1 modes if a BPV is detected that is not part of a
valid B3ZS codeword. In E3 mode, a bipolar violation error is declared whenever a BPV is detected that is not part
of a valid HDB3 codeword. In E3 mode if LINE.RCR:E3CVE = 1, code violations are detected rather than bipolar
violation errors. A code violation is declared whenever consecutive BPVs (not BPV errors) have the same polarity
(ITU O.161 definition). The error detection search criteria for a B3ZS/HDB3 codeword is programmable using the
LINE.RCR:REZSF control bit. Bipolar violations (or code violations if LINE.RCR:E3CVE = 1) are flagged by the
LINE.RSRL:BPVL and BPVCL latched status bits and accumulated in the LINE.RBPVCR register.
In the discussion that follows, a valid pulse that conforms to the AMI rule is denoted as B. A BPV pulse that violates
the AMI rule is denoted as V.
In DS3 and STS-1 modes, B3ZS decoding is performed, and RLCV is asserted during any RCLK cycle where the
data RDAT causes ones of the following code violations:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1071CTC+T | IC ADC 10BIT 1.5MSPS 12-TQFN |
| VE-B1X-IV-B1 | CONVERTER MOD DC/DC 5.2V 150W |
| VI-B41-MW-F4 | CONVERTER MOD DC/DC 12V 100W |
| MAX1076CTC+T | IC ADC 10BIT 1.8MSPS 12-TQFN |
| VI-2TM-MX-F3 | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS32506N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506NA2 | 制造商:Maxim Integrated Products 功能描述:DS32506A2 X6 DS3/E3 LIU - Rail/Tube |
| DS32506NW | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。