- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9749 > DS32506N# (Maxim Integrated Products)IC LIU DS3/E3/STS-1 484-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS32506N# |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 115/130頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 484-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 1.8V, 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-BGA（23x23） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)當(dāng)前第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
DS32506/DS32508/DS32512
85 of 130
Bit 4: Receive Pattern Inversion Control (RPIC)
. See Section 8.5.1.
0 = do not invert the incoming data stream
1 = invert the incoming data stream
Bit 3: Manual Pattern Resynchronization (MPR).
A zero-to-one transition of this bit causes the receive pattern
generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for another
resynchronization to be initiated. Note: A manual resynchronization forces the pattern detector out of the “Sync”
state. See Section 8.5.2.
Bit 2: Automatic Pattern Resynchronization Disable (APRD).
When APRD = 0, the receive pattern generator
automatically resynchronizes to the incoming pattern if six or more times during the current 64-bit window the
incoming data stream bit and the receive pattern generator output bit did not match. When APRD = 1, the receive
pattern generator does not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is
prevented by not allowing the receive pattern generator to automatically exit the “Sync” state. See Section 8.5.2.
Bit 1: Transmit New Pattern Load (TNPL).
A zero-to-one transition of this bit causes the programmed test pattern
(QRSS, PTS, PLF[4:0], PTF[4:0] in the BERT.PCR register, and BSP[31:0] in the BERT.SPR registers) to be
loaded into the transmit pattern generator. This bit must be changed to zero and back to one for another pattern to
be loaded. Note: The test pattern fields mentioned above must not change for four TCLK cycles after this bit
transitions from zero to one. See Section 8.5.1.
Bit 0: Transmit Pattern Inversion Control (TPIC).
See Section 8.5.1.
0 = do not invert the outgoing data stream
1 = invert the outgoing data stream
Register Name:
BERT.PCR
Register Description:
BERT Pattern Configuration Register
Register Address:
n * 80h + 52h
Bit #
15
14
13
12
11
10
9
8
Name
—
PTF[4:0]
Default
0
Bit #
7
6
5
4
3
2
1
Name
—
QRSS
PTS
PLF[4:0]
Default
0
Bits 12 to 8: Pattern Tap Feedback (PTF[4:0]).
These five bits control the PRBS “tap” feedback of the pattern
generator. The “tap” feedback is from bit y of the pattern generator (y = PTF[4:0] + 1). These bits are ignored when
the BERT block is programmed for a repetitive pattern (PTS = 1). For a PRBS signal, the feedback is an XOR of bit
n and bit y. See Section 8.5.1.
Bit 6: QRSS Enable (QRSS).
See Section 8.5.1.
0 = Disabled: the pattern generator configuration is controlled by PTS, PLF[4:0], PTF[4:0], and
BSP[31:0]
1 = Enabled: the pattern generator configuration is forced to a PRBS pattern with a generating
polynomial of x
20 + x17 + 1, and the output of the pattern generator is forced to one if the next
14 output bits are all zero.
Bit 5: Pattern Type Select (PTS).
See Section 8.5.1.
0 = PRBS pattern
1 = repetitive pattern.
Bits 4 to 0: Pattern Length Feedback (PLF[4:0]).
This field controls the “l(fā)ength” feedback of the pattern
generator. The “l(fā)ength” feedback is from bit n of the pattern generator (n = PLF[4:0] + 1). For a PRBS signal, the
feedback is an XOR of bit n and bit y. For a repetitive pattern the feedback is bit n. See Section 8.5.1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1071CTC+T | IC ADC 10BIT 1.5MSPS 12-TQFN |
| VE-B1X-IV-B1 | CONVERTER MOD DC/DC 5.2V 150W |
| VI-B41-MW-F4 | CONVERTER MOD DC/DC 12V 100W |
| MAX1076CTC+T | IC ADC 10BIT 1.8MSPS 12-TQFN |
| VI-2TM-MX-F3 | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS32506N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 6-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506NA2 | 制造商:Maxim Integrated Products 功能描述:DS32506A2 X6 DS3/E3 LIU - Rail/Tube |
| DS32506NW | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32506W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。