參數(shù)資料
型號(hào)： CS8952-IQZ
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 68/81頁(yè)
文件大小： 0K
描述： IC TXRX 100/10 PHY 100TQFP
標(biāo)準(zhǔn)包裝： 90
類型： 收發(fā)器
規(guī)程： MII
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 759 (CN2011-ZH PDF)
其它名稱： 598-1208
CS8952
CrystalLAN 100BASE-X and 10BASE-T Transceiver
70
DS206F1
RX_ER/PHYAD4/RXD4 - Receive Error/PHY Address 4/Receive Data 4. Input/Tri-State Output,
Pin 37.
During normal MII operation, this pin is defined as RX_ER (Receive Error). When RX_DV is high,
RX_ER asserted high indicates that an error has been detected in the current receive frame. When
RX_DV is low and RXD[3:0] = “1110”, RX_ER high indicates a False Carrier condition.
If either BPALIGN or BP4B5B is asserted, then this pin is re-defined as RXD4 (Receive Data 4), the
most-significant bit of the received five-bit code-group. If the 4B5B encoder is being bypassed, receive
data is present when RX_DV is asserted. If alignment is being bypassed, data reception is continuous.
At power-up or at reset, the logic value on this pin is latched into bit 4 of the PHY Address field of the
Self Status Register (address 19h). This pin includes a weak internal pull-down (> 20 k
), or the value
may be set by an external 4.7 k
pull-up or pull-down resistor.
In order to conform with Annex 22B of the IEEE 802.3u specification, the MII_DRV pin should be pulled
high during power-up or reset, and the RX_ER pin should have an external 33
series resistor. For
systems not required to drive external connectors and cables as described in the IEEE802.3u
specification, the external series resistor may not be necessary.
RXD3/PHYAD3 - Receive Data 3/PHY Address 3. Tri-State Output, Pin 29.
RXD2 - Receive Data 2. Tri-State Output, Pin 30.
RXD1/PHYAD1 - Receive Data 1/PHY Address 1. Tri-State Output, Pin 31.
RXD0 - Receive Data 0. Tri-State Output, Pin 32.
Receive data output. Receive data is present when RX_DV is asserted. RXD0 is the least-significant bit.
For MII modes, nibble-wide data (synchronous to RX_CLK) is transferred on pins RXD[3:0]. In 10 Mb/s
serial mode, pin RXD0 is used as the serial output pin, and RXD[3:1] are ignored. When either BP4B5B
or BPALIGN is selected, pin RXD4 contains the most-significant bit of the five-bit code-group.
At power-up or at reset, the value on RXD1/PHYAD1 is latched into bit 1 of the PHY Address field of
the Self Status Register (address 19h). This pin includes a weak internal pull-down (> 20 k
), or the
value may be set by an external 4.7 k
pull-up or pull-down resistor.
At power-up or at reset, the logic value on RXD3/PHYAD3 is latched into bit 3 of the PHY Address field
of the Self Status Register (address 19h). This pin includes a weak internal pull-down (> 20 k
), or the
value may be set by an external 4.7 k
pull-up or pull-down resistor.
In order to conform with Annex 22B of the IEEE 802.3u specification, the MII_DRV pin should be pulled
high during power-up or reset, and the RXD[3:0] pins should have external 33
series resistors. For
systems not required to drive external connectors and cables as described in the IEEE802.3u
specification, the external series resistors may not be necessary.
TX_CLK - Transmit Clock. Input/Tri-State Output, Pin 42.
Continuous clock signal used by the CS8952 as a reference clock to sample TXD[3:0], TX_ER, and
TX_EN. TX_CLK can be referenced either internally (Output Mode) or externally (Input Mode) based
upon the value of the TCM pin at power-up or at reset.
TCM pin
TX_CLK mode
CLK25 status
high
TX_CLK is input
CLK25 pin is an output
floating
TX_CLK is input
CLK25 is disabled
low
TX_CLK is output
CLK25 is disabled
相關(guān)PDF資料
PDF描述
CY8CLED04DOCD1-56LTXI IC POWERPSOC DEBUG 4CH 1A 56VQFN
CYG2217 IC MOD PHONE LINE WIRE 1.07" PCB
DAC312ER IC DAC 12BIT MULT HS 20-CDIP
DAC8143FPZ IC DAC 12BIT DAISYCHAIN 16DIP
DAC8228FSZ IC DAC 8BIT DUAL V-OUT 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS8952-IQZR 功能描述:以太網(wǎng) IC IC 100BASE-TX and 10BASE-T Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
CS8952T 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-CQ 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-IQ 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-IQR 制造商:Cirrus Logic 功能描述:ETHERNET TXRX SGL CHIP 1-PORT 5V 10MBPS/100MBPS 100TQFP - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*