- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS61584A-IQ3Z (Cirrus Logic Inc)IC LINE INTERFACE T1/E1 64LQFP PDF資料下載
參數(shù)資料
| 型號： | CS61584A-IQ3Z |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 37/47頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LINE INTERFACE T1/E1 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 接口： | 并行/串行 |
| 電源電壓： | 3.3V，5V |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 759 (CN2011-ZH PDF) |
| 其它名稱： | 598-1713 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
CS61584A
42
DS261PP5
REFCLK - External Reference Clock Input (PLCC pin 36; TQFP pin 26)
Input reference clock for the receive and jitter attenuator circuits. When 1XCLK is high, REFCLK must
be a 1X clock (i.e., 1.544 MHz ±100 ppm for T1 applications or 2.048 MHz ±100 ppm for E1
applications). When 1XCLK is set low, REFCLK must be an 8X clock (i.e., 12.352 MHz ±100 ppm for T1
applications or 16.384 MHz ±100 ppm for E1 applications). The REFCLK input also determines the
transmission rate when TAOS is asserted.
XTALOUT - Crystal Oscillator Output (PLCC pin 37; TQFP pin 27)
A quartz crystal with a resonant frequency of 12.352 MHz for T1 applications or 16.384 MHz for E1
applications may be connected across the XTALOUT and REFCLK pins instead of using a CMOS
compatible clock source. The 1XCLK pin must be set low to select 8X clock operation. This pin must
remain unconnected if a quartz crystal is not used.
Control
ATTEN0, ATTEN1 - Attenuator Select [Hardware Mode] (PLCC pins 25, 8; TQFP pins 16, 64)
Selects the jitter attenuator path and -3 dB knee point for both channels (transmit/receive/neither). See
Table 3.
CLKE - Clock Edge [Hardware mode] (PLCC pin 44; TQFP pin 33)
Controls the polarity of the recovered clock RCLK. When CLKE is high, RPOS and RNEG (or RDATA)
are valid on the falling edge of RCLK. When CLKE is low, RPOS and RNEG (or RDATA) are valid on
the rising edge of RCLK.
CON01, CON11 - Configuration Selection for Channel 1 [Hardware Mode]
CON21, CON31 - (PLCC pins 2, 65, 63, 61; TQFP pins 58, 53, 51, 49)
CON02, CON12 - Configuration Selection for Channel 2 [Hardware Mode]
CON22, CON32 - (PLCC pins 66, 64, 62, 52; TQFP pins 54, 52, 50, 41)
These pins configure the transmitter (pulse shape, pulse width, pulse amplitude, and driver impedance),
receiver (slicing level), coder (HDB3 vs B8ZS), and driver tristate. The CONx1 pins control channel 1
and the CONx2 pins control channel 2. Both channels must be configured to operate at the same data
rate on the line interface (both T1 or both E1). The arbitrary waveform options are not available during
Hardware mode operation. See Table 1.
LLOOP - Local Loopback [Hardware Mode] (PLCC pin 5; TQFP pin 61)
A local loopback #2 of both channels is enabled when LLOOP is high. Selecting LLOOP causes the
TCLK, TPOS/TNEG (TDATA) inputs to be looped back through the transmitter, receiver and jitter
attenuator (if enabled) to the RCLK, RPOS/RNEG (RDATA) outputs. The data at TPOS/TNEG (TDATA)
continues to be transmitted to the line interface unless overridden by a TAOS request. The input on
RTIP and RRING is ignored.
When the RLOOP and TAOS pins are both high, the TCLK, TPOS/TNEG (TDATA) inputs are looped
back (local loopback #1) through the jitter attenuator (if enabled) to the RCLK, RPOS/RNEG (RDATA)
outputs for the selected channel. The data at TPOS/TNEG (TDATA) is also overridden with an all-ones
pattern (TAOS). The receive input at RTIP and RRING is ignored.
MODE - Mode Select (PLCC pin 31; TQFP pin 21)
Hardware mode operation is selected when MODE is low, enabling the device to be configured and
monitored using control pins. Host mode operation is selected when MODE is high, enabling the device
to be configured and monitored over a microprocessor interface using the internal register set.
CS61584A
42
DS261F1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
| CS8191XNF16 | IC DRVR AIRCORE TACH/SPEED 16DIP |
| CS82C5296 | IC UART/BRG 5V 16MHZ 28-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS61584A-IQ3ZR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61584A-IQ5 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61584A-IQ5Z | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61584A-IQ5ZR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61584-IL3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。