參數(shù)資料
型號(hào): CH7301A
廠商: Electronic Theatre Controls, Inc.
英文描述: Chrontel CH7301 DVI Output Device
中文描述: 昆泰CH7301 DVI輸出設(shè)備
文件頁數(shù): 3/30頁
文件大小: 485K
代理商: CH7301A
201-0000-036 Rev 1.1, 3/20/2000
3
CHRONTEL
CH7301A
Table 1: Pin Description
64-Pin
LQFP
2
# Pins
Type
Symbol
Description
1
In
DE
Data Enable
This pin accepts a data enable signal which is high when active
video data is input to the device, and low all other times. The
levels are 0 to DVDDV, and the VREF signal is used as the
threshold level. This input is used by the DVI links.
Reference Voltage Input
The VREF pin inputs a reference voltage of DVDDV / 2. The
signal is derived externally through a resistor divider and
decoupling capacitor, and will be used as a reference level for
data, sync, data enable and clock inputs.
Horizontal Sync Input / Output
3
1
In
VREF
4
1
In/Out
H
This output is only for use with the TV-Out function.
Vertical Sync Input / Output
This output is only for use with the TV-Out function.
General Purpose Input - Output[1] /
DVI Link Detect Output
(internal pull-up)
This pin provides a general purpose I/O controlled via the IIC
bus. The internal pull-up will be to the DVDD supply.
5
1
In/Out
V
7
2
In/Out
GPIO[1] /
TLDET*
When the GPIO[1] pin is configured as an input, this pin can
be used to output the DVI link detect signal (pulls low when a
termination change has been detected on the HPDET input).
This is an open drain output. The output is released through
IIC control.
General Purpose Input - Output[0]
(internal pull-up)
This pin provides a general purpose I/O controlled via the IIC
bus. The internal pull-up will be to the DVDD supply.
Hot Plug Detect
(internal pull-down)
8
2
In/Out
GPIO[0]
9
1
In
HPDET
This input pin determines whether the TMDS
TM
link is
connected to a DVI monitor. When terminated, the monitor is
required to apply a voltage greater than 2.4 volts. Changes on
the status of this pin will be relayed to the graphics controller
via the P-Out/TLDET* or GPIO[1]/TLDET* pin pulling low.
Address Select
(Internal pull-up)
This pin determines the IIC address of the device
(1,1,1,0,1,AS*,AS).
Reset * Input
(Internal pull-up)
When this pin is low, the device is held in the power-on reset
condition. When this pin is high, reset is controlled through
the IIC register.
Serial Data Input / Output
This pin functions as the serial data pin of the IIC interface
port, and uses the DVDD supply.
Serial Clock Input
This pin functions as the clock pin of the IIC interface port,
and uses the DVDD supply.
DVI Link Swing Control
This pin sets the swing level of the DVI outputs. A 2.4K ohm
resistor should be connected between this pin and TGND using
short and wide traces.
10
1
In
AS
13
1
In
RESET*
14
1
In/Out
SD
15
1
In
SC
19
1
In
VSWING
相關(guān)PDF資料
PDF描述
CH7301A-T Chrontel CH7301 DVI Output Device
CH7301A-T-A Chrontel CH7301 DVI Output Device
CH7301A-T-B Chrontel CH7301 DVI Output Device
CHB-02 Surface Mountable Sound Generators CHB Series
CHB-02A Surface Mountable Sound Generators CHB Series
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CH7301A-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device
CH7301A-T-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device
CH7301A-T-B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device
CH7303 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7303 HDTV / DVI Encoder
CH7317A-TF 制造商:CHRONTEL 功能描述:SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQFP64