- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379886 > CH7301A (Electronic Theatre Controls, Inc.) Chrontel CH7301 DVI Output Device PDF資料下載
參數(shù)資料
| 型號： | CH7301A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Chrontel CH7301 DVI Output Device |
| 中文描述： | 昆泰CH7301 DVI輸出設(shè)備 |
| 文件頁數(shù)： | 19/30頁 |
| 文件大?。?/td> | 485K |
| 代理商： | CH7301A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
201-0000-036 Rev 1.1, 3/20/2000
19
CHRONTEL
CH7301A
All register bits not defined in the register map are reserved bits, and should be left at the default value.
Clock Mode Register
Symbol:
CM
Address:
1Ch
Bits:
2
Bit 0 of register CM signifies the XCLK frequency. A value of ‘0’ is used when the XCLK is at the pixel frequency
(duel edge clocking mode) and a value of ‘1’ is used when the XCLK is twice the pixel frequency (single edge
clocking mode).
Bit 2 of register CM controls the phase of the XCLK clock input to the CH7301. A value of ‘1’ inverts the XCLK
signal at the input of the device. This control is used to select which edge of the XCLK signal to use for latching
input data.
Table 8: IIC Register Map w/o Macrovision
Register
Bit 7
Bit 6
1Ch
1Dh
1Eh
GOENB1
GOENB0
1Fh
IBS
Reserved
20h
HPIE2
Reserved
21h
Reserved
Reserved
22h
Reserved
Reserved
31h
TPPD3
TPPD2
32h
TPVCO7
TPVCO6
33h
DVID2
DVID1
35h
36h
TPLPF3
TPLPF2
37h
TPVCO10
TPVCO9
48h
49h
DVIP
DVIL
4Ah
VID7
VID6
4Bh
DID7
DID6
Bit 5
Bit 4
Bit 3
Reserved
XCMD3
HPIR
Reserved
DACT2
SYNCO0
BCOP
CTL3
TPVCO3
Bit 2
MCP
XCMD2
HPIE
IDF2
DACT1
DACG1
BCO2
CTL2
TPVCO2
Bit 1
Reserved
XCMD1
Reserved
IDF1
DACT0
DACG0
BCO1
CTL1
TPVCO1
TPCP1
TPVT1
Bit 0
XCM
XCMD0
Reserved
IDF0
SENSE
DACBP
BCO0
CTL0
TPVCO0
TPCP0
TPVT0
GPIOL1
Reserved
DVIT
GPIOL0
Reserved
SYNCO1
BCOEN
TPPD0
TPVCO4
DVII
TPVT4
TPLPF0
Reserved
TPPD1
TPVCO5
DVID0
TPVT5
TPLPF1
TPVCO8
TPVT3
TPVT2
ResetIB
DACPD3
VID4
DID4
ResetDB
DACPD2
VID3
DID3
RSA
DACPD1
VID2
DID2
TSTP1
DACPD0
VID1
DID1
TSTP0
FPD
VID0
DID0
Reserved
VID5
DID5
BIT:
7
6
5
4
3
2
1
0
SYMBOL:
TYPE:
DEFAULT:
Reserved
R/W
MCP Reserved
R/W
0
XCM
R/W
R/W
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CH7301A-T | Chrontel CH7301 DVI Output Device |
| CH7301A-T-A | Chrontel CH7301 DVI Output Device |
| CH7301A-T-B | Chrontel CH7301 DVI Output Device |
| CHB-02 | Surface Mountable Sound Generators CHB Series |
| CHB-02A | Surface Mountable Sound Generators CHB Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7301A-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device |
| CH7301A-T-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device |
| CH7301A-T-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7301 DVI Output Device |
| CH7303 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7303 HDTV / DVI Encoder |
| CH7317A-TF | 制造商:CHRONTEL 功能描述:SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQFP64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。