參數(shù)資料
型號: BU-65170G1-290
廠商: DATA DEVICE CORP
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
封裝: CERAMIC PACKAGE-70
文件頁數(shù): 8/47頁
文件大?。?/td> 1143K
代理商: BU-65170G1-290
16
Data Device Corporation
www.ddc-web.com
BU-65170/61580/61585
T-6/09-0
For a particular subaddress in the Single Message mode, there
is overwriting of the contents of the data blocks for receive/broad-
cast subaddresses — or overreading, for transmit subaddresses.
In the single message mode, it is possible to access multiple
data blocks for the same subaddress. This, however, requires the
intervention of the host processor to update the respective
Lookup Table pointer.
To implement a data wraparound subaddress, as required by
Notice 2 of MIL-STD-1553B, the Single Message scheme should
be used for the wraparound subaddress. Notice 2 recommends
subaddress 30 as the wraparound subaddress.
Data Block 100
0FE0-0FFF
Data Block 6
0420-043F
Data Block 5
0400-041F
Command Illegalizing Table (fixed area)
0300-03FF
RESERVED
Data Block 1-4
0280-02FF
Data Block 0
0260-027F
(not used)
0248-025F
Busy Bit Lookup Table (fixed area)
0240-0247
Lookup Table B (fixed area)
01C0-023F
Lookup Table A (fixed area)
0140-01BF
Mode Code Data (fixed area)
0110-013F
Mode Code Selective Interrupt Table (fixed area)
0108-010F
Stack Pointer B (fixed location)
0104
RESERVED
0101-0103
Stack Pointer A (fixed location)
0100
Stack A
0000-00FF
DESCRIPTION
ADDRESS
(HEX)
0105-0107
TABLE 26. TYPICAL RT MEMORY MAP (SHOWN FOR 4K RAM)
TABLE 27. LOOK-UP TABLES
AREA A
AREA B
DESCRIPTION
COMMENT
01C0
.
01DF
Rx(/Bcst)_SA0
.
Rx(/Bcst)_SA31
Receive
(/Broadcast)
Lookup Table
01E0
.
01FF
Tx_SA0
.
Tx_SA31
Transmit
Lookup Table
0200
.
021F
Bcst_SA0
.
Bcst_SA31
Broadcast
Lookup Table
Optional
0220
.
023F
SACW_SA0
.
SACW_SA31
Subaddress
Control Word
Lookup Table
(Optional)
0140
.
015F
0160
.
017F
0180
.
019F
01A0
.
01BF
MM2
MM1
MM0
COMMENT
0
Single Message or Double Buffered
0
1
128-Word
0
1
0
256-Word
0
1
512-Word
1
0
1
0
1
0
8192-Word
4096-Word
2048-Word
1024-Word
Circular Buffer of
Specified Size
DESCRIPTION
TABLE 28. SUBADDRESS CONTROL WORD
Memory Management Subaddress Buffer Scheme
CIRCUlAR BUFFER MOdE
FIGURE 6 illustrates the RT circular buffer memory management
scheme. The circular buffer mode facilitates bulk data transfers.
The size of the RT circular buffer, shown on the right side of the
figure, is programmable from 128 to 8192 words (in even powers
of 2) by the respective Subaddress Control Word. As in the single
message mode, the host processor initially loads the individual
Lookup Table entries. At the start of each message, the ACE
stores the Lookup Table entry in the third position of the respec-
tive message block descriptor in the stack area of RAM, as in the
Single Message mode. The ACE transfers Receive or Transmit
Data Words to (from) the circular buffer, starting at the location
referenced by the Lookup Table pointer.
At the end of a valid (or optionally invalid) message, the value of
the Lookup Table entry updates to the next location after the last
address accessed for the current message. As a result, Data
Words for the next message directed to the same Tx/RX(/Bcst)
subaddress will be accessed from the next contiguous block of
address locations within the circular buffer. As a recommended
option, the Lookup Table pointers may be programmed to not
update following an invalid receive (or broadcast) message. This
allows the 1553 bus controller to retry the failed message, result-
ing in the valid (retried) data overwriting the invalid data. This
eliminates overhead for the RT's host processor. When the
pointer reaches the lower boundary of the circular buffer (located
at 128, 256, . . . 8192-word boundaries in the BU-65170/61580
address space), the pointer moves to the top boundary of the
circular buffer, as FIGURE 6 shows.
Implementing Bulk Data Transfers
The use of the Circular Buffer scheme is ideal for bulk data trans-
fers; that is, multiple messages to/from the same subaddress.
The recommendation for such applications is to enable the circu-
lar buffer interrupt request. By so doing, the routine transfer of
multiple messages to the selected subaddress,
including errors
and retries, is transparent to the RT's host processor. By strate-
gically initializing the subaddresses' Lookup Table pointer prior to
the start of the bulk transfer, the BU-65170/61580 may be con-
figured to issue an interrupt request only after it has received the
anticipated number of valid Data Words to the designated subad-
dress.
相關(guān)PDF資料
PDF描述
BU-65565F4-300N 4 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA
BU-65565B3-900 3 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA
BU-65565F4-900 4 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA
BU-65565C2-300 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA
BU-65565B1-300N 1 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU65170G5-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC