
39
Data Device Corporation
www.ddc-web.com
BU-64743/64843/64863
C-03/03-300
2, 6
2, 6
2, 6
2, 6
2, 6
2, 6
2, 6
2, 6
3, 4, 5, 7
3, 4, 5, 7
6
6
6
6
2
2, 6
7, 8
6, 9
6, 9
6, 9
3, 4, 5, 7
6
6
6, 9
7, 8, 9
3, 4, 5, 7
6
3, 4, 5, 7
3, 4, 5, 7
2, 6
2, 6
MAX
TYP
MIN
UNITS
DESCRIPTION
REF
4.4
155
555
655
138
430
2.8
3.7
35
27
62
45
61
44
40
0
40
0
40
∞
40
0
25
355
35
165
150
135
265
250
235
205
187.5
170
30
23
11
315
300
285
30
15
40
12
16
10
2.2
105
15
NOTES
2, 9
2, 6
117
μs
(contended access, with ENHANCED CPU ACCESS = “0” @ 10 MHz)
ns
(uncontended access @ 10 MHz)
ns
(contended access, with ENHANCED CPU ACCESS = “1” @ 12 MHz)
ns
(contended access, with ENHANCED CPU ACCESS = “1” @ 10 MHz)
ns
(uncontended access @ 12 MHz)
ns
(contended access, with ENHANCED CPU ACCESS = “1” @ 16 MHz)
μs
(contended access, with ENHANCED CPU ACCESS = “0” @ 16 MHz)
μs
(contended access, with ENHANCED CPU ACCESS = “0” @ 12 MHz)
ns
@ 10 MHz
t3
t4
ns
@ 12 MHz
ns
@ 10 MHz
ns
@ 12 MHz
ns
@ 10 MHz
ns
@ 12 MHz
ns
CLOCK IN rising edge delay to output data valid
t19
ns
STRBD high hold time from READYD rising
t18
ns
STRBD rising delay to output data tri-state
t17
ns
Output Data hold time following STRBD rising edge
t16
ns
STRBD rising edge delay to IOEN rising edge and READYD rising edge
t15
ns
READYD falling to STRBD rising release time
t14
ns
CLOCK IN rising edge delay to READYD falling
t13
t12
ns
SELECT hold time following IOEN falling
t6
ns
@ 16 MHz
ns
(contended access, with ENHANCED CPU ACCESS = “1” @ 20 MHz)
ns
Address valid setup time prior to CLOCK IN rising edge
t9
ns
IOEN falling delay to READYD falling (@ 20 MHz)
ns
@ 12 MHz
ns
@ 16 MHz
ns
MEM/REG, RD/WR hold time following CLOCK IN falling edge
t8
ns
@ 16 MHz
ns
Output Data valid prior to READYD falling (@ 20 MHz)
ns
@ 10 MHz
ns
Address hold time following CLOCK IN rising edge
t10
t11
ns
MEM/REG, RD/WR setup time prior to CLOCK IN falling edge
t7
ns
CLOCK IN rising edge delay to IOEN falling edge
t5
ns
Time for Address to become valid following SELECT and STRBD low (@ 20 MHz)
ns
@ 16 MHz
ns
Time for MEM/REG and RD/WR to become valid following SELECT and STRBD
low(@ 20 MHz)
μs
(contended access, with ENHANCED CPU ACCESS = “0” @ 20 MHz)
ns
SELECT and STRBD low to IOEN low (uncontended access @ 20 MHz)
t2
ns
SELECT and STRBD low setup time prior to clock rising edge
t1
TABLE FOR FIGURE 13. CPU READING RAM OR REGISTERS
(SHOWN FOR 16-BIT, BUFFERED, NONZERO WAIT MODE)
ns
(uncontended access @ 16 MHz)