- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375306 > AM42BDS640AGTD9IT (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號： | AM42BDS640AGTD9IT |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁數(shù)： | 10/72頁 |
| 文件大?。?/td> | 1060K |
| 代理商： | AM42BDS640AGTD9IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
November 1, 2002
Am42BDS640AG
9
P R E L I M I N A R Y
PIN DESCRIPTION
A19–A0
=
20 Address Inputs (Common)
A21–A20
=
2 Address Inputs (Flash)
DQ15–DQ0
=
16 Data Inputs/Outputs (Common)
CE#f
=
Chip Enable (Flash)
CE1#s
=
Chip Enable 1 (SRAM)
CE2s
=
Chip Enable 2 (SRAM)
OE#
=
Output Enable (Common)
WE#
=
Write Enable (Common)
UB#s
=
Upper Byte Control (SRAM)
LB#s
=
Lower Byte Control (SRAM)
RESET#
=
Hardware Reset Pin, Active Low
V
CC
f
=
Flash 1.8 volt-only single power
supply (see Product Selector Guide
for speed options and voltage sup-
ply tolerances)
V
IO
f
=
Input & Output Buffer Power Supply
must be tied to V
CC
f.
SRAM Power Supply
V
CC
s
V
SS
NC
=
=
Device Ground (Common)
=
Pin Not Connected Internally
RDY
=
Ready output; indicates the status of
the Burst read. Low = data not valid
at expected time. High = data valid.
CLK
=
CLK is not required in asynchronous
mode. In burst mode, after the initial
word is output, subsequent active
edges of CLK increment the internal
address counter.
AVD#
=
Address Valid input. Indicates to de-
vice that the valid address is present
on the address inputs (A21–A0).
Low = for asynchronous mode, indi-
cates valid address; for burst mode,
causes starting address to be
latched.
High = device ignores address in-
puts
WP#
=
Hardware write protect input. At V
IL
,
disables program and erase func-
tions in the two outermost sectors.
Should be at V
IH
for all other condi-
tions.
ACC
=
At V
ID
, accelerates programming;
automatically places device in un-
lock bypass mode. At V
IL
, locks all
sectors. Should be at V
IH
for all other
conditions.
LOGIC SYMBOL
20
16
DQ15–DQ0
A19–A0
CE#f
OE#
WE#
RESET#
UB#s
RDY
WP#
A21–A20
LB#s
ACC
CE1#s
CE2s
AVD#
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42DL1624DB70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DB70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DB85IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DT70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DT85IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42DL1612DB30IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB30IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB35IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB35IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB45IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。