SYNC /2 H B F D e c im a ti o n Q M C O ff s e t SYNC R" />
參數(shù)資料
型號: AFE7222IRGC25
廠商: Texas Instruments
文件頁數(shù): 34/106頁
文件大?。?/td> 0K
描述: IC AFE 12BIT 65/130MSPS 64VQFN
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
通道數(shù): 4
功率(瓦特): 610mW
電壓 - 電源,模擬: 2.85 V ~ 3.6 V
電壓 - 電源,數(shù)字: 1.7 V ~ 1.9 V
封裝/外殼: 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-VQFN 裸露焊盤(9x9)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 296-30067-6
C
o
a
rs
e
M
ix
e
r
(C
M
IX
)
RX RMS /
Peak
Power Meter
Q
M
C
G
a
in
/
P
h
a
s
e
SYNC
/2
H
B
F
D
e
c
im
a
ti
o
n
Q
M
C
O
ff
s
e
t
SYNC
RX Output A
(I Channel)
F
in
e
M
ix
e
r
NCO
SYNC
RX Output B
(Q Channel)
RX Input A
RX Input B
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
between the read and write pointers becomes either 0,1 or 2. Detection of this collision condition
automatically causes masks the DACs to give out an output corresponding to mid code. The read and
write pointer differing by 2 is referred to as 2-way detection. 2-away detection can be prevented from
triggering collision by setting MASK_2_AWAY_DET in CONFIG 1. Collision detection is done once every
8 input samples.
EN_IP_CLK_STOP_DET – When set, the condition of input clock being stopped causes the DAC outputs
to be forced to mid code.
Register Name – CONFIG59 – Address 0x140, Default = 0x00 (Read Only)
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
FIFO_ERROR
FIFO_COLLISION
FIFO_1_AWAY
FIFO_2_AWAY
INP_CLK_STOP
These are refreshed at the rate of the divided DAC_CLK.
INP_CLK_STOP – If set, it indicates that the input clock has been detected as having been stopped.
FIFO_2_AWAY – If set, it indicates that the condition of the read and write pointers being 2 locations
away from each other has been detected.
FIFO_1_AWAY – If set, it indicates that the condition of the read and write pointers being 1 location away
from each other has been detected.
FIFO_COLLISION – If set, this indicates that the read and write pointers have been detected as
overlapping with each other
FIFO_ERROR – If set, this indicates that either Collision , or 1-away or 2-away condition has been
detected.
Register Name – CONFIG60 – Address 0x141, Default = 0x00 (Read Only)
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
FIFO_INP_PTR(2:0)
FIFO_OP_PTR(2:0)
FIFO_OP_PTR(2:0) – Containts the FIFO read pointer value. Its written into the register when
STORE_FIFO_PTRS is set in CONFIG2. It is not updated once the device is configured into readout
mode.
FIFO_INP_PTR(2:0) – Containts the FIFO write pointer value. Its written into the register when
STORE_FIFO_PTRS is set in CONFIG2. It is not updated once the device is configured into readout
mode.
5.2
RECEIVE DIGITAL SIGNAL CHAIN REGISTERS
Figure 5-3. Signal Chain
Copyright 2011–2012, Texas Instruments Incorporated
REGISTER DESCRIPTIONS
33
Product Folder Link(s): AFE7222 AFE7225
相關(guān)PDF資料
PDF描述
V48C2M50BF CONVERTER MOD DC/DC 2V 50W
VE-J6D-MW-F3 CONVERTER MOD DC/DC 85V 100W
V48C2M50BL3 CONVERTER MOD DC/DC 2V 50W
VE-J6D-MW-F2 CONVERTER MOD DC/DC 85V 100W
B37872K0474K062 CAP CER 0.47UF 25V 10% X7R 1206
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AFE7222IRGCR 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7222IRGCT 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7225 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver
AFE7225EVM 功能描述:射頻開發(fā)工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
AFE7225IRGC25 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32