- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10754 > AFE7222IRGC25 (Texas Instruments)IC AFE 12BIT 65/130MSPS 64VQFN PDF資料下載
參數(shù)資料
| 型號： | AFE7222IRGC25 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 100/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AFE 12BIT 65/130MSPS 64VQFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 610mW |
| 電壓 - 電源，模擬： | 2.85 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 1.7 V ~ 1.9 V |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-VQFN 裸露焊盤（9x9） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 296-30067-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁當(dāng)前第100頁第101頁第102頁第103頁第104頁第105頁第106頁
CLKINP
CLKINN
Clock
Divider
%1,2,4
Clock
Divider
%1,2,4
PLL
X2,4
ADC_CLK
DAC_CLK
MUX
PLL_ENABLE
REG_SE_CLK
DIV_ADC<1:0>
DIV_DAC<1:0>
DCC
(Duty Cycle
Correction)
MUX
ENABLE_DCC
Single-
ended
Buffer
Single-
ended
Buffer
Differential
Buffer
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
Figure 10-20. Block Diagram of Clocking Path
Three cases are considered:
Case 1: DAC_CLK and ADC_CLK are at same rate: In this case, either CLKINP and CLKINN should be
driven by a differential clock (common to both the ADC and DAC) or two single ended clocks, both at the
same rate.
Case 2: DAC_CLK and ADC_CLK are at different rates such that the higher rate is 2X or 4X of the
lower rate: In this case, we again recommend driving CLKINP/CLKINN differentially (or by two equal rate
single ended clocks) at the higher of two rates and dividng internally by the factor of 2 (or 4) on the
channel that requires the lower rate clock.
Case 3: DAC_CLK and ADC_CLK are at different rates with the DAC_CLK being at 8X or 16X of the
ADC_CLK: In this case, we recommend driving CLKINP/CLKINN differentially (or by two equal rate single
ended clocks) at 4X of ADC_CLK rate, dividing it by 4 for the ADC, and multiplying it by 2 (or 4) for the
DAC.
Case 4: DAC_CLK and ADC_CLK are at different rates that are harmonically related but not at rates
covered by Case 2 or Case 3: In this case, there is no alternative but to drive CLKINP and CLKINN with
two different rate clocks. If phase control of the two clocks is possible, we recommend that the phases be
adjusted such that the two clocks have rise/fall edges that do not come within 5 ns of each other. We also
recommend that the driving clock rates be as close to each other as possible.
Case 5: DAC_CLK and ADC_CLK are at different rates that are non-harmonically related: This is the
worst case and it is recommended to avoid operating the AFE in full duplex mode with such clock rates.
The presence of non-harmonically related clocks at two adjacent pins can cause periodic modulation in
the sampling instant that can result in huge spurs that get worse at higher ADC input frequencies (and
DAC output frequencies). At 70 MHz IF, these spur levels could be as large as –45 dBc.
10.12 Half Duplex Operation – Coupling Considerations
If the ADC and DAC are driven externally by unequal rate clocks, then ensure that these clocks are not on
simultaneously. For example, in half duplex mode with the Tx active, ensure that the ADC clock to the
device is shut off. If the ADC and DAC are driven by equal rate clocks, then it is not required to shut off
the ADC clock when the Tx is active (and DAC clock when the Rx is active).
10.13 Half Duplex Operation Through a Common I/O Interface
If the AFE7222/7225 is to be always operated in Half Duplex mode through a common I/O interface for the
RX and TX (to reuse the same bus), then the RX and TX data and clocks can be tied on the board as
illustrated below:
Copyright 2011–2012, Texas Instruments Incorporated
DIGITAL INTERFACE
93
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V48C2M50BF | CONVERTER MOD DC/DC 2V 50W |
| VE-J6D-MW-F3 | CONVERTER MOD DC/DC 85V 100W |
| V48C2M50BL3 | CONVERTER MOD DC/DC 2V 50W |
| VE-J6D-MW-F2 | CONVERTER MOD DC/DC 85V 100W |
| B37872K0474K062 | CAP CER 0.47UF 25V 10% X7R 1206 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AFE7222IRGCR | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7222IRGCT | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7225 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射頻開發(fā)工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| AFE7225IRGC25 | 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。