- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7343BSTZ (Analog Devices Inc)IC ENCODER VIDEO W/DAC 64-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7343BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 77/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER VIDEO W/DAC 64-LQFP |
| 產(chǎn)品變化通告： | ADV734x, ADV739x Feature Improvement |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | DVD，Blu-Ray |
| 電壓 - 電源，模擬： | 3.3V |
| 電壓 - 電源，數(shù)字： | 1.8V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當(dāng)前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADV7342/ADV7343
Data Sheet
Rev. | Page 70 of 108
SLEEP MODE
Subaddress 0x00, Bit 0
In sleep mode, most of the digital I/O pins of the ADV7342/
ADV7343 are disabled. For inputs, this means that the external
data is ignored, and internally the logic normally driven by a
given input is just tied low or high. This includes CLKINx.
For digital output pins, this means that the pin goes into tristate
(high impedance) mode.
There are some exceptions to allow the user to continue to
communicate with the part via I2C: the ALSB, SDA, and SCL
pins are kept alive.
PIXEL AND CONTROL PORT READBACK
Subaddress 0x12 to Subaddress 0x14, Subaddress 0x16
The ADV7342/ADV7343 support the readback of most digital
inputs via the I2C MPU port. This feature is useful for board
level connectivity testing with upstream devices.
The pixel port (S[7:0], Y[7:0], and C[7:0]), the control port
(S_HSYNC, S_VSYNC, P_HSYNC, P_VSYNC, and P_BLANK),
and the SFL pin are available for readback via the MPU port.
The readback registers are located at Subaddress 0x12 to
Subaddress 0x14 and Subaddress 0x16.
When using this feature, apply a clock signal to the CLKIN_A
pin to register the levels applied to the input pins.
RESET MECHANISM
Subaddress 0x17, Bit 1
The ADV7342/ADV7343 have a software reset accessible via
the I2C MPU port. A software reset is activated by writing
a 1 to Subaddress 0x17, Bit 1. This resets all registers to their
default values. This bit is self-clearing; that is, after a 1 has been
written to the bit, the bit automatically returns to 0.
The ADV7342/ADV7343 include a power-on reset (POR)
circuit to ensure correct operation after power-up.
SD TELETEXT INSERTION
Subaddress 0xC9 to Subaddress 0xCE
The ADV7342/ADV7343 support the insertion of teletext data,
using a 2-pin interface, when operating in PAL mode. Teletext
insertion is enabled using Subaddress 0xC9, Bit 0.
In accordance with the PAL WST teletext standard, teletext data
should be inserted into the ADV7342/ADV7343 at a rate of
6.9375 Mbps. The teletext data can be inserted on the
S_VSYNC, P_VSYNC, or C0 pin. The pin on which the teletext
data is inserted is selected using Subaddress 0xC9, Bits [3:2].
When teletext insertion is enabled, a teletext request signal is
output from the ADV7342/ADV7343 to indicate when teletext
data should be inserted. The teletext request signal is output on
the SFL pin. The position (relative to the teletext data) and
width of the request signal are configurable using Subaddress
0xCA. The request signal can operate in either a line or a bit
mode. The request signal mode is controlled using Subaddress
0xC9, Bit 1.
To account for the noninteger relationship between the teletext
insertion rate (6.9375 Mbps) and the pixel clock (27 MHz), a
teletext insertion protocol is implemented in the ADV7342/
ADV7343. At a rate of 6.9375 Mbps, the time taken for the
insertion of 37 teletext bits equates to 144 pixel clock cycles (at
27 MHz). For every 37 teletext bits inserted into the ADV7342/
ADV7343, the 10th, 19th, 28th, and 37th bits are carried for three
pixel clock cycles, and the remainder are carried for four pixel
clock cycles (totaling 144 pixel clock cycles). The teletext
insertion protocol repeats every 37 teletext bits or 144 pixel
clock cycles until all 360 teletext bits are inserted.
06399-
143
ADDRESS AND DATA
RUN-IN CLOCK
TELETEXT VBI LINE
45 BYTES (360 BITS) – PAL
Figure 81. Teletext VBI Line
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7391BCPZ | IC ENCODER VIDEO W/DAC 32LFCSP |
| ADV7511KSTZ | IC XMITTER HDMI 12BIT 100LQFP |
| ADV7511WBSWZ | IC XMITTER HDMI AUTO 64LQFP |
| ADV7622BSTZ-RL | IC TXRX HDMI 4:1 144LQFP |
| ADV7623BSTZ | IC TXRX HDMI 4:1 144LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7343WBSTZ | 功能描述:IC ENCODER VID 12BIT DAC 64LQFP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻編碼器 應(yīng)用:DVD，Blu-Ray 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標(biāo)準(zhǔn)包裝:1 |
| ADV7343WBSTZ-RL | 功能描述:Video Encoder IC DVD, Blu-Ray 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:視頻編碼器 應(yīng)用:DVD，Blu-Ray 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標(biāo)準(zhǔn)包裝:1,500 |
| ADV7344 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| ADV7344BSTZ | 制造商:Analog Devices 功能描述: |
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。