參數(shù)資料
型號(hào): ADUC7032BSTZ-88
廠商: Analog Devices Inc
文件頁(yè)數(shù): 85/120頁(yè)
文件大?。?/td> 0K
描述: IC MCU 96K FLASH DUAL 48LQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI,UART/USART
外圍設(shè)備: POR,PSM,溫度傳感器,WDT
輸入/輸出數(shù): 9
程序存儲(chǔ)器容量: 96KB(48K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 1.5K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 48-LQFP
包裝: 托盤
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
ADuC7032-8L
Rev. A | Page 67 of 120
PROCESSOR REFERENCE PERIPHERALS
INTERRUPT SYSTEM
There are 16 interrupt sources on the ADuC7032-8L that are
controlled by the interrupt controller. Most interrupts are
generated from the on-chip peripherals such as the ADC,
UART, and so on. The ARM7TDMI CPU core recognizes
interrupts as only one of two types: a normal interrupt request
(IRQ) and a fast interrupt request (FIQ). All the interrupts can
be masked separately.
The control and configuration of the interrupt system are
managed through nine interrupt-related registers, four
dedicated to IRQ and four dedicated to FIQ. An additional
MMR is used to select the programmed interrupt source. The
bits in each IRQ and FIQ register represent the same interrupt
source, as shown in Table 51.
IRQSTA/FIQSTA should be saved immediately upon entering
the interrupt service routine (ISR) to ensure that all valid
interrupt sources are serviced.
The interrupt generation route through the ARM7TDMI core is
shown in Figure 29.
Consider the example of Timer0, which is configured to
generate a timeout every 1 ms. After the first 1 ms timeout,
FIQSIG/IRQSIG[2] is set and can be cleared only by writing to
T0CLRI.
If Timer0 is not enabled in either IRQEN or FIQEN,
FIQSTA/IRQSTA[2] is not set and an interrupt does not occur.
If Timer0 is enabled in either IRQEN or FIQEN, then
FIQSTA/IRQSTA[2] is set and either an FIQ or an IRQ
interrupt occurs.
Note that the IRQ and FIQ interrupt bit definitions in the CPSR
control interrupt recognition by the ARM core only, not by the
peripherals. For example, if Timer2 is configured to generate an
IRQ via IRQEN, the IRQ interrupt bit is set (disabled) in the
CPSR, and the ADuC7032-8L is powered down. When an
interrupt occurs, the peripherals power up, but the ARM core
remains powered down. This is equivalent to POWCON =
0x71. The ARM core can be powered up only by a reset event if
this occurs.
Table 51. IRQ/FIQ MMRs Bit Designations
Bit
Description
Comments
0
All interrupts OR’ed (FIQ only).
1
SWI is not used in IRQEN/CLR and FIQEN/CLR.
2
Timer0.
See the Timer0—Lifetime Timer section.
3
Timer1.
See the Timer1 section.
4
Timer2 or Wake-Up Timer.
See the Timer2—Wake-Up Timer section.
5
Timer3 or Watchdog Timer.
See the Timer3—Watchdog Timer section.
6
Reserved. Should be written as 0.
7
LIN Hardware.
8
Flash/EE Interrupt.
9
PLL Lock.
10
ADC.
11
UART.
See the UART Serial Interface section.
12
SPI Master.
13
XIRQ0 (GPIO IRQ 0).
See the General-Purpose I/O section.
14
XIRQ1 (GPIO IRQ 1).
See the General-Purpose I/O section.
15
Reserved. Should be written as 0.
16
IRQ3. High voltage IRQ.
High voltage interrupt; see the High Voltage Peripheral Control Interface section
17
SPI Slave.
18
XIRQ4 (GPIO IRQ 4).
See the General-Purpose I/O section.
19
XIRQ5 (GPIO IRQ 5).
See the General-Purpose I/O section.
相關(guān)PDF資料
PDF描述
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
ADUC7036CCPZ IC MCU 96K FLASH DUAL 48LFCSP
ADUC7039BCP6Z-RL IC MCU ARM7 BATT SENSER 32LFCSP
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7032BSTZ-88-RL 功能描述:IC MCU 96K FLASH DUAL 48LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7032BSTZ-8L 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Trays
ADUC7032BSTZ-8L-RL 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Tape and Reel
ADUC7032BSTZ-8V 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
ADUC7032BSTZ-8V-RL 功能描述:IC BATTERY SENSOR PREC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:8KB(4K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)