![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/ADSP-21992YBC_datasheet_96289/ADSP-21992YBC_18.png)
Rev. A
|
Page 18 of 60
|
August 2007
ADSP-21992
BSHAN
A, I
Inverting SHA_B Input
CAPT
A, O
Noise Reduction Pin
CAPB
A, O
Noise Reduction Pin
VREF
A, I, O
Voltage Reference Pin (Mode Selected by State of SENSE)
SENSE
A, I
Voltage Reference Select Pin
CML
A, O
Common-Mode Level Pin
CONVST
D, I
ADC Convert Start Input
CANRX
D, I
Controller Area Network (CAN) Receive
CANTX
D, OT
Controller Area Network (CAN) Transmit
PF15
D, BT, PD
General-Purpose IO15
PF14
D, BT, PD
General-Purpose IO14
PF13
D, BT, PD
General-Purpose IO13
PF12
D, BT, PD
General-Purpose IO12
PF11
D, BT, PD
General-Purpose IO11
PF10
D, BT, PD
General-Purpose IO10
PF9
D, BT, PD
General-Purpose IO9
PF8
D, BT, PD
General-Purpose IO8
PF7/SPISEL7
D, BT, PD
General-Purpose IO7/SPI Slave Select Output 7
PF6/SPISEL6
D, BT, PD
General-Purpose IO6/SPI Slave Select Output 6
PF5/SPISEL5
D, BT, PD
General-Purpose IO5/SPI Slave Select Output 5
PF4/SPISEL4
D, BT, PD
General-Purpose IO4/SPI Slave Select Output 4
PF3/SPISEL3
D, BT, PD
General-Purpose IO3/SPI Slave Select Output 3
PF2/SPISEL2
D, BT, PD
General-Purpose IO2/SPI Slave Select Output 2
PF1/SPISEL1
D, BT, PD
General-Purpose IO1/SPI Slave Select Output 1
PF0/SPISS
D, BT, PD
General-Purpose IO0/SPI Slave Select Input 0
SCK
D, BT
SPI Clock
MISO
D, BT
SPI Master In Slave Out Data
MOSI
D, BT
SPI Master Out Slave In Data
DT
D, OT
SPORT Data Transmit
DR
D, I
SPORT Data Receive
RFS
D, BT
SPORT Receive Frame Sync
TFS
D, BT
SPORT Transmit Frame Sync
TCLK
D, BT
SPORT Transmit Clock
RCLK
D, BT
SPORT Receive Clock
EIA
D, I
Encoder A Channel Input
EIB
D, I
Encoder B Channel Input
EIZ
D, I
Encoder Z Channel Input
EIS
D, I
Encoder S Channel Input
AUX0
D, O
Auxiliary PWM Channel 0 Output
AUX1
D, O
Auxiliary PWM Channel 1 Output
AUXTRIP
D, I, PD
Auxiliary PWM Shutdown Pin
TMR2
D, BT
Timer 0 Input/Output Pin
TMR1
D, BT
Timer 1 Input/Output Pin
TMR0
D, BT
Timer 2 Input/Output Pin
AH
D, O
PWM Channel A HI PWM
AL
D, O
PWM Channel A LO PWM
BH
D, O
PWM Channel B HI PWM
BL
D, O
PWM Channel B LO PWM
CH
D, O
PWM Channel C HI PWM
CL
D, O
PWM Channel C LO PWM
Table 4. Pin Descriptions (Continued)
Name
Type
Function