參數(shù)資料
型號: ADSP-2196MKSTZ-160
廠商: Analog Devices Inc
文件頁數(shù): 24/68頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 144-LQFP
標準包裝: 1
系列: ADSP-21xx
類型: 定點
接口: 主機接口,SPI,SSP,UART
時鐘速率: 160MHz
非易失內(nèi)存: ROM(48 kB)
芯片上RAM: 40kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 2.50V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應商設備封裝: 144-LQFP(20x20)
包裝: 托盤
For current information contact Analog Devices at 800/262-5643
ADSP-2196
September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
30
REV. PrA
35(/,0,1$5< 7(&+1,&$/ '$7$
External Port Read Cycle Timing
Table 12 and Figure 15 describe external port read operations. For additional information on the ACK signal, see the
discussion on on page 28.
Table 12. External Port Read Cycle Timing
Parameter
Description1, 2, 3
1t
HCLK is the peripheral clock period.
2These are preliminary timing parameters that are based on worst-case operating conditions.
3The pad loads for these timing parameters are 20 pF.
Min
Max
Unit
Switching Characteristics
t
CRA
EMI4 clock low to RD asserted delay
4EMI clock is the external port clock that is generated from the EMI clock ratio. This signal is not available on an external pin, but (roughly) corresponds
to HCLK (at similar clock ratios).
2.8
ns
t
CSRS
Chip select asserted to RD asserted delay
4.3
6.5
ns
t
ARS
Address valid to RD setup and delay
4.9
7.0
ns
t
AKS
ACK asserted to EMI clock high delay
6.0
ns
t
CRD
EMI clock low to RD de-asserted delay
2.5
2.7
ns
t
RSCS
RD de-asserted to chip select de-asserted setup
4.8
7.0
ns
t
RW
RD strobe pulsewidth
t
HCLK–0.5
ns
t
RSA
RD de-asserted to address invalid setup
4.5
6.6
ns
Timing Requirements
t
AKW
ACK strobe pulsewidth
10.0
ns
t
CDA
RD to data enable access delay
0.0
ns
t
RDA
RD asserted to data access setup
t
HCLK–5.5
ns
t
ADA
Address valid to data access setup
t
HCLK–0.2
ns
t
SDA
Chip select asserted to data access setup
t
HCLK–0.6
ns
t
SD
Data valid to RD de-asserted setup
1.8
ns
t
HRD
RD de-asserted to data invalid hold
0.0
ns
相關PDF資料
PDF描述
ADSP-21990BSTZ IC DSP CONTROLLER 16BIT 176-LQFP
ADSP-21991BSTZ IC DSP CONTROLLER 16BIT 176-LQFP
ADSP-21992YBC IC DSP CTLR 16BIT 196CSPBGA
ADSP-3PARCBF548M01 MODULE BOARD BF548
ADSP-BF506KSWZ-4F IC DSP 12BIT 400MHZ 120LQFP
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21990BBC 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin Mini-BGA 制造商:Rochester Electronics LLC 功能描述:160 MIPS, MIXED SIGNAL DSPWITH 14-BIT - Bulk
ADSP-21990BST 制造商:Rochester Electronics LLC 功能描述:160 MIPS,MIXED SIGNAL DSP WITH 14BIT - Tape and Reel
ADSP-21990BSTZ 功能描述:IC DSP CONTROLLER 16BIT 176-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21991BBC 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin Mini-BGA
ADSP-21991BBCZ 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤