- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9991 (Analog Devices, Inc.) 10-Bit CCD Signal Processor with Precision Timing Generator PDF資料下載
參數(shù)資料
| 型號： | AD9991 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing Generator |
| 中文描述： | 10位CCD信號處理器與精密時序發(fā)生器 |
| 文件頁數(shù)： | 33/60頁 |
| 文件大?。?/td> | 826K |
| 代理商： | AD9991 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9991
–33–
VDD
(INPUT)
SERIAL
WRITES
VD
(OUTPUT)
1 H
1ST FIELD
SYNC
(INPUT)
DIGITAL
OUTPUTS
CLOCKS ACTIVE WHEN OUT_CONTROL
REGISTER IS UPDATED AT VD/HD EDGE
H1/H3, RG, DCLK
H2/H4
t
PWR
CLI
(INPUT)
HD
(OUTPUT)
1V
t
SYNC
Figure 35. Recommended Power-Up Sequence and Synchronization, Master Mode
POWER-UP AND SYNCHRONIZATION
Recommended Power-Up Sequence for Master Mode
When the AD9991 is powered up, the following sequence is
recommended (refer to Figure 35 for each step). Note that a
SYNC signal is required for master mode operation. If an exter-
nal SYNC pulse is not available, it is also possible generate an
internal SYNC pulse by writing to the SYNCPOL register, as
described in the next section.
1. Turn on power supplies for AD9991.
2. Apply the master clock input CLI.
3. Reset the internal AD9991 registers by writing a 1 to the
SW_RESET register (addr 0x10 in Bank 1).
4. By default, the AD9991 is in Standby3 mode. To place the
part into normal power operation, write 0x004 to the AFE
OPRMODE register (addr 0x00 in Bank 1).
5. Write a 1 to the BANKSELECT register (addr 0x7F). This
will select Register Bank 2.
6. Load Bank 2 registers with the required VPAT group,
V-sequence, and field timing information.
7. Write a 0 to the BANKSELECT register to select Bank 1.
8. By default, the internal timing core is held in a reset state with
TGCORE_RSTB register = 0. Write a 1 to the TGCORE_
RSTB register (addr 0x15 in Bank 1) to start the internal
timing core operation.
9. Load the required registers to configure the high speed tim-
ing, horizontal timing, and shutter timing information.
10. Configure the AD9991 for Master mode timing by writing a
1 to the MASTER register (addr 0x20 in Bank 1).
11. Write a 1 to the OUT_CONTROL register (addr 0x11 in
Bank 1). This will allow the outputs to become active after
the next SYNC rising edge.
12. Generate a SYNC event: If SYNC is high at power-up, bring
the SYNC input low for a minimum of 100 ns. Then bring
SYNC back high. This will cause the internal counters to
reset and will start VD/HD operation. The first VD/HD edge
allows most Bank 1 register updates to occur, including
OUT_CONTROL to enable all outputs.
Table XIII. Power-Up Register Write Sequence
Address Data Description
0x10 0x01 Reset All Registers to Default Values
0x00 0x04 Power Up the AFE and CLO Oscillator
0x7F 0x01 Select Register Bank 2
0x00–0xFF VPAT, V-Sequence, and Field Timing
0x7F 0x00 Select Register Bank 1
0x15 0x01 Reset Internal Timing Core
0x30–71 Horizontal and Shutter Timing
0x20 0x01 Configure for Master Mode
0x11 0x01 Enable All Outputs after SYNC
0x13 0x01 SYNCPOL (for Software SYNC Only)
Generating Software SYNC without External SYNC Signal
If an external SYNC pulse is not available, it is possible to
generate an internal SYNC in the AD9991 by writing to the
SYNCPOL register (addr 0x13). If the software SYNC option is
used, the SYNC input (Pin 46) should be tied to ground (VSS).
After power-up, follow the same procedure as before for Steps
1–11. Then, for Step 12, instead of using the external SYNC
pulse, write a 1 to the SYNCPOL register. This will generate the
SYNC internally, and timing operation will begin.
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9992 | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZRL | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9995KCP | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995KCPRL | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9991KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9991KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP T/R |
| AD9991KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9991KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9992 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。