參數(shù)資料
型號: AD9957BSVZ
廠商: ANALOG DEVICES INC
元件分類: 通信及網絡
英文描述: 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封裝: ROHS COMPLIANT, MS-026AED-HD, TQFP-100
文件頁數(shù): 31/60頁
文件大?。?/td> 840K
代理商: AD9957BSVZ
AD9957
Rev. 0 | Page 31 of 60
START ADDRESS
RAM
ADDRESS
END ADDRESS
1
1 PDCLK CYCLE
OR
M DDS CLOCK CYCLES
Δ
t
I/O_UPDATE OR
RT TRANSITION
2
3
1
Δ
t
0
Figure 45. Continuous Bidirectional Ramp Timing Diagram
RAM Continuous Bidirectional Ramp Mode
In continuous bidirectional ramp mode, upon assertion of an
I/O update or a state change on the RT pin, the RAM begins
playback operation using the parameters programmed into the
selected RAM segment register. Data is extracted from RAM
over the specified address range contained in the start address
and end address. The data is delivered at the appropriate rate
and to the destination as specified by the RAM playback
destination bit.
The playback rate is governed by the timer internal to the RAM
state machine and its period ( t) is determined by the state of
the RAM playback destination bit as detailed in the RAM
P
layback
O
peration section.
After initialization, the internal state machine begins extracting
data from the RAM at the start address of the active RAM
segment register and increments the address counter until it
reaches the end address, at which point the state machine
reverses the direction of the address counter and begins
decrementing through the address range. Whenever one of the
terminal addresses is reached, the state machine reverses the
address counter; the process continues indefinitely.
Note that a change in state of the RT pin aborts the current
waveform and the newly selected RAM segment register is used
to initiate a new waveform.
A graphic representation of the continuous bidirectional ramp
mode is shown in Figure 45. The circled numbers in Figure 45
indicate specific events, explained as follows:
Event 1—an I/O update or state change on the RT pin has
activated the RAM continuous bidirectional ramp mode. The
state machine initializes to the start address of the active RAM
segment register. The state machine begins incrementing
through the specified address range.
Event 2—the state machine reaches the end address of the active
RAM segment register.
Event 3—the state machine reaches the start address of the
active RAM segment register.
This action continues indefinitely until the next I/O update or
state change on the RT pin.
相關PDF資料
PDF描述
AD9957BSVZ-REEL 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9957_07 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9958BCPZ-REEL7 2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958 2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958BCPZ 2-Channel 500 MSPS DDS with 10-Bit DACs
相關代理商/技術參數(shù)
參數(shù)描述
AD9957BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT IQ 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9957BSVZREEL13 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
AD9958 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958 PCB 制造商:Analog Devices 功能描述:EVAL BOARD ((NS))
AD9958/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS