- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9891 (Analog Devices, Inc.) CCD Signal Processors with Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9891 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processors with Precision Timing⑩ Generator |
| 中文描述： | CCD信號處理器，精確定時(shí)⑩發(fā)生器 |
| 文件頁數(shù)： | 39/59頁 |
| 文件大?。?/td> | 599K |
| 代理商： | AD9891 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
REV. A
AD9891/AD9895
–39–
VERTICAL TIMING EXAMPLE
Figure 49 shows an example CCD timing chart for an interlaced
readout. Each field can be broken down into four separate region
areas. The vertical region change positions (RCPs) will set the
line boundaries for each region area, and the region pointers will
assign a unique region to each region area.
Region Area 0 is a high speed vertical shift region. Sweep Mode
can be used to generate this timing operation, with the desired
number of high speed vertical pulses needed to
“
clean
”
the
charge from the CCD
’
s vertical registers.
Region Area 1 consists of only two lines and uses standard
single line vertical shift timing. The timing of this region area
will be the same as the timing in Region Area 3.
Region Area 2 is the sensor gate line, where the VSG pulses trans-
fer the image into the vertical CCD registers. This region will
require the use of the second vertical sequence for SG lines.
Region Area 3 also uses the standard single line vertical shift
timing, the same timing as Region Area 1.
In summary, three unique regions are required to support the four
region areas, since Region Areas 1 and 3 use the same timing.
Some of the timing parameters will need to be adjusted to read out
the second field, such as the sensor gate pulse and line location.
VD
HD
V1/VSG1
V2
V3/VSG2
V4
SUBCK
MSHUT
VSUB
CCD
OUT
EXPOSURE PERIOD (
t
EXP
)
INTERLACED READOUT PERIOD
REGION
AREA 1
REGION
AREA 2
REGION
AREA 0
REGION
AREA 3
1
3
5
7
9
1
n
n
OPEN
CLOSE
2
4
6
8
1
1
n
n
OPEN
1
1
1
1
1
1
1
2
Figure 49. Vertical Timing Example—Separate Regions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9895 | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9891KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9911BCPZ | 500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911BCPZ-REEL7 | 500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9891KBC | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS, 5V/3V AFETG - Bulk 制造商:Analog Devices 功能描述: |
| ad9891kbcz | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9895 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895KBC | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:12 BIT 30 MHZ AFE & PRGM TIMING GENERATO - Bulk |
| AD9895KBCRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。