- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9891 (Analog Devices, Inc.) CCD Signal Processors with Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9891 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processors with Precision Timing⑩ Generator |
| 中文描述： | CCD信號(hào)處理器，精確定時(shí)⑩發(fā)生器 |
| 文件頁數(shù)： | 27/59頁 |
| 文件大?。?/td> | 599K |
| 代理商： | AD9891 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
REV. A
AD9891/AD9895
–27–
SUBCK Suppression
Normally, the SUBCKs will begin to pulse on the line following
the sensor gate line (VSG). With some CCDs, the SUBCKs
need to be suppressed for one or more lines following the VSG
line. The SUBCKSUPPRESS Register allows for the suppression
the SUBCK pulses for up to 63 lines following the VSG line.
Readout After Exposure
A write to the EXPOSURE Register will designate the number
fields in the exposure time (t
EXP
) from 0 to 4095. After the exposure,
the readout of the CCD data occurs. During readout, the
SUBCK
output may need to be further suppressed until the
readout is completed. The READOUT Register specifies the
number of additional fields after the exposure to continue the
suppression of SUBCK. READOUT can be programmed for
zero to seven additional fields and should be preprogrammed at
start-up, not
at the same time as the exposure write. A typical
interlaced CCD
frame readout mode will generally require two
additional fields of SUBCK suppression (READOUT = 2).
Note that a write to the EXPOSURE Register acts as a trigger
for
readout after the exposure is completed. If no write to the
EXPOSURE Register occurs, than the READOUT Register will
have no effect. See Figure 35 for an example of triggering the
exposure and subsequent readout.
VSUB Control
The CCD readout bias (VSUB) can be programmed to accom-
modate different CCDs. Figure 35 shows two different modes
that are available. In Mode 0, VSUB goes active during the
field of the last SUBCK when the exposure begins. The
on-position
(rising edge in Figure 35) is programmable to any
line within the
field. VSUB will remain active until the end of
the image readout. In Mode 1, the VSUB is not activated
until the start of the readout.
MSHUT and STROBE Control
MSHUT and STROBE operation is shown in Figures 33, 34,
and 35. Table XV shows the registers parameters for control-
ling the MSHUT and STROBE outputs. The MSHUT output
is switched on with the MSHUTON Registers, and it will
remain on until the location specified in the MSHUTOFF
Registers.
The location of MSHUTOFF is fully programmable to
anywhere
within the exposure period, using the FD (field), LN
(line), and PX (pixel) Registers. The STROBE pulse is defined
by the ON and OFF positions. STROBON_FD is the field in
which the STROBE is turned on, measured from the field con-
taining the last SUBCK before exposure begins. The
STROBON_ LN and STROBON_PX Registers give the line
and pixel positions with respect to STROBON_FD. The
STROBE off position is programmable to any field, line, and
pixel location with respect to the field of the last SUBCK.
VD
SUBCK
NOTES
1. SUBCK MAY BE SUPPRESSED FOR MULTIPLE FIELDS BY PROGRAMMING THE EXPOSURE REGISTER GREATER THAN ZERO.
2. ABOVE EXAMPLE USES EXPOSURE = 1.
3. VD/HD OUTPUTS MAY ALSO BE SUPPRESSED USING THE VDHDOFF REGISTER = 1.
t
EXP
VSG1–
VSG8
Figure 32. Low Speed Shutter Mode Using EXPOSURE Register
Table XIV. Electronic Shutter Mode Register Parameters
Register
SUBCKPOL
*
SUBCK1TOG1
*
SUBCK1TOG2
*
SUBCK2TOG1
*
SUBCK2TOG2
*
SUBCKNUM
*
SUBCKSUPPRESS
*
EXPOSURE
Length
1b
12b
12b
12b
12b
12b
6b
12b
Range
HIGH/LOW
0
–
4095 Pixel Location
0
–
4095 Pixel Location
0
–
4095 Pixel Location
0
–
4095 Pixel Location
0
–
4095 # of Pulses
0
–
63 # of Pulses
0
–
4095 # of Fields
Description
SUBCK Start Polarity for SUBCK1 and SUBCK2
SUBCK First Toggle Position
SUBCK Second Toggle Position
Second SUBCK First Toggle Position (for High Precision Mode)
Second SUBCK Second Toggle Position (for High Precision Mode)
Total Number of SUBCKs per Field (at 1 Pulse per Line)
Number of SUBCK
’
s to Suppress after VSG Line
Number of Fields to Suppress to SUBCK and VSG;
Triggers Readout to Occur after t
EXP
Disable VD/HD Output during Exposure (1 = On, 0 = Off)
Number of Fields to Suppress SUBCK after Exposure (for Readout)
VDHDOFF
READOUT
*
Register is not VD/HD updated but is updated at the start of line after sensor gate line.
1b
3b
ON/OFF
0
–
7 # of Fields
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9895 | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9891KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9911BCPZ | 500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911BCPZ-REEL7 | 500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9891KBC | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS, 5V/3V AFETG - Bulk 制造商:Analog Devices 功能描述: |
| ad9891kbcz | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9895 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895KBC | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:12 BIT 30 MHZ AFE & PRGM TIMING GENERATO - Bulk |
| AD9895KBCRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。