參數(shù)資料
型號(hào)： AD9891
廠商： Analog Devices, Inc.
英文描述： CCD Signal Processors with Precision Timing⑩ Generator
中文描述： CCD信號(hào)處理器，精確定時(shí)⑩發(fā)生器
文件頁(yè)數(shù)： 35/59頁(yè)
文件大小： 599K
代理商： AD9891
REV. A
AD9891/AD9895
–35–
VD
HD
NOTES
1. SYNC RISING EDGE RESETS VD/HD AND COUNTERS TO ZERO.
2. SYNC POLARITY IS PROGRAMMABLE USING SYNCPOL REGISTER (ADDR x025).
3. DURING SYNC LOW, ALL INTERNAL COUNTERS ARE RESET AND VD/HD CAN BE SUSPENDED USING THE SYNCSUSPEND REGISTER (ADDR x026).
4. IF SYNCSUSPEND = 1, VERTICAL CLOCKS AND H1–H2, RG ARE HELD AT THEIR DEFAULT POLARITIES.
5. IF SYNCSUSPEND = 0, THEN ALL CLOCK OUTPUTS CONTINUE TO OPERATE NORMALLY UNTIL SYNC RESET EDGE.
SUSPEND
SYNC
H124, RG, V1–V4,
VSG, SUBCK
Figure 43. SYNC Timing to Synchronize AD989x with External Timing
VD
NOTES
1. INTERNAL H-COUNTER IS RESET 8 CLOCK CYCLES AFTER THE HD FALLING EDGE.
2.
PxGA
STEERING IS SYNCHRONIZED WITH THE RESET OF THE INTERNAL H-COUNTER (MOSAIC SEPARATE MODE IS SHOWN).
HD
X
X
0
0
0
1
1
2
X
X
1
1
1
0
0
3
X
X
X
1
1
0
0
X
X
REGISTER
GAIN
CLI
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
0
1
2
3
0
2
3
X
X
X
X
X
X
X
X
X
H-COUNTER
(PIXEL COUNTER)
3ns MIN
4
H-COUNTER
RESET
Figure 44. External VD/HD and Internal H-Counter Synchronization, SLAVE Mode
POWER-DOWN MODE OPERATION
The AD9891/AD9895 contain three different power-down
modes to optimize the overall power dissipation in a particular
application. Bits [1:0] of the OPRMODE Register control the
power-down state of the device:
OPR_MODE [1:0] = 00 = Normal Operation (full power)
OPR_MODE[1:0] = 01 = Power-Down 1 Mode
OPR_MODE[1:0] = 10 = Power-Down 2 Mode
OPR_MODE[1:0] = 11 = Power-Down 3 Mode (lowest
overall power)
Table XVI summarizes the operation of each power-down mode.
Note that in any mode, the OUT_CONT Register takes priority
over the power-down modes where the digital output states are
concerned. Power-Down 3 Mode has the lowest power consump-
tion,
and it even powers down the crystal oscillator circuit
between CLI and CLO. Thus, if CLI and CLO are being used
with a crystal to generate the master clock, this circuit will be
powered down and there will be no clock signal. When returning
from
Power-Down 3 Mode to normal operation, the timing core
must
be reset at least 500 ms after the OPR_MODE Register
is
written to. This will allow sufficient time for the crystal circuit
to settle.
相關(guān)PDF資料
PDF描述
AD9895 CCD Signal Processors with Precision Timing⑩ Generator
AD9891KBC CCD Signal Processors with Precision Timing⑩ Generator
AD9895KBC CCD Signal Processors with Precision Timing⑩ Generator
AD9911BCPZ 500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911BCPZ-REEL7 500 MSPS Direct Digital Synthesizer with 10-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9891KBC 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS, 5V/3V AFETG - Bulk 制造商:Analog Devices 功能描述:
ad9891kbcz 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9895 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processors with Precision Timing⑩ Generator
AD9895KBC 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:12 BIT 30 MHZ AFE & PRGM TIMING GENERATO - Bulk
AD9895KBCRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/5V 64-Pin CSP-BGA T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*