參數(shù)資料
型號: AD9260EB
廠商: Analog Devices, Inc.
英文描述: High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
中文描述: 高速16位分辨率在2.5 MHz的輸出字速率采樣的CMOS模數(shù)轉換器
文件頁數(shù): 30/36頁
文件大?。?/td> 572K
代理商: AD9260EB
AD9260
–30–
REV. B
AD817R
C15
0.1 F
C17
10 F
R11
49.9
JP10
R12
15k
R13
10k
R3
15k
R4
10k
R10
1k
VCC2
U6
C14
0.1 F
R8
390
R9
1k
Q1
2N2222
C12
0.1 F
C13
10 F
+
2.5/3V
NC
VOUT
TRIM
NC
+VIN
TEMP
GNDS
AD780R
U5
C18
0.1 F
C19
0.1 F
VCC2
1
2
3
4
8
7
6
5
AGND
AGND
AGND
VREFEXT
1KPOT
1V
+
Figure 70. Evaluation Board External Reference Circuitry
Table IX. Evaluation Board Recommended Resistance Value
for External Bias Resistor
Resistor
Value
Clock Speed
(max)
Power
Consumption
2 k
4 k
8 k
16 k
20 MHz
10 MHz
5 MHz
2.5 MHz
585 mW
325 mW
200 mW
150 mW
Data Interfacing Controls:
The data interfacing controls
(RESETB, CSB, READ, DAV) are all accessible via SMA
connectors (J2
J5) as illustrated in Figure 71 within the data
interfacing control block. The RESETB, CSB and READ
connections are each supplied with two sets or resistor pin
cups to allow the user to pull-up or pull-down each signal to
a fixed state. R5, R6 and R30 will terminate to ground, while
R7, R28 and R29 terminate to DRVDD. The DAV and
OTR signals are also directly connected to the data output
connector P1. All interfacing controls are buffered through
the CMOS line driver 74HC541.
Buffered Output Data:
The twos complement output data
is buffered through two CMOS noninverting bus transceivers
(U2 and U3) and made available at pin connector P1 as
illustrated in Figure 71 within the data output block.
Jumper Controlled Reference Source:
The choice of
reference for the AD9260 can easily be varied between 1.0 V,
2.5 V or external, by using Jumpers JP5, JP6, JP7 and JP9 as
illustrated in Figure 71 within the reference configuration
block. To obtain the desired reference see Table X.
Table X. Evaluation Board Reference Pin Configuration
Reference
Voltage
Input Voltage
(pk-pk FS)
Connect Jumper
2.5 V
1.0 V
External
JP7
JP6
JP5, JP9 and JP10
4.0 V
1.6 V
4.0 V
The external reference circuitry, is illustrated in Figure 70. By
connecting or disconnecting JP10, the external reference can be
configured for either 1.0 V or 2.5 V. That is, by connecting JP10,
the external reference will be configured to provide a 2.5 V
reference. By leaving JP10 open, the external reference will be
configured to provide a 1.0 V reference.
Flexible DC or AC Coupled External Clock Inputs:
As
illustrated in Figure 71, the AD9260 Evaluation Board is
designed to allow the user the flexibility of selecting how to
connect the external clock source. It is also equipped with a
playpen area for experimenting with optional clock drivers or
crystals.
Selecting DC or AC Coupled External Clock:
DC Coupled
: To directly drive the clock externally via the
CLKIN connector, connect JP11 and disconnect JP12. Note:
50
terminated by R27.
AC Coupled
: To ac couple the external clock and level shift it
to midsupply, connect JP12 and disconnect JP11. Note: 50
terminated by R27.
Flexible Input Signal Configuration Circuitry:
The
AD9260 Evaluation Board
s Input Signal Configuration Block
is illustrated in Figure 72. It is comprised of an input signal
summing amplifier (U7), a variable input signal common-
mode generator (U10) and a pair of amplifiers (U8 and U9)
that configure the input into a differential signal and drive it,
through a pair of isolation resistors, into the input pins of
AD9260. The user can either input a signal or dual signal
into the evaluation board via the two SMA connectors (J6 and
J7) labeled IN-1 or IN-2.
The user should refer to the Driving the Input section of the data
sheet for a detailed explanation of how the inputs are to be driven
and what amplifier requirements are recommended.
Selecting Single or Dual Signal Input:
The input ampli-
fier (U7) can either be configured as a dual input signal
inverting summer or a single tone inverting buffer. This
flexibility will allow for slightly better noise performance in
the single tone mode due to the inherent noise gain differ-
ence in the two amplifier configurations. An optional feed-
back capacitor (C9) was added to allow the user additional
out-of band filtering of the input signal if needed.
相關PDF資料
PDF描述
AD9280ARSRL Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280 Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280-EB Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280ARS Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9281 Dual Channel 8-Bit Resolution CMOS ADC
相關代理商/技術參數(shù)
參數(shù)描述
AD9260-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9260 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9260 - Bulk
AD9261-10EBZ 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 16Bit 10 MHz Sigma Delta ADC EB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9261BCPZ-10 功能描述:模數(shù)轉換器 - ADC 16Bit 10 MHz Sigma Delta ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
AD9261BCPZRL7-10 功能描述:模數(shù)轉換器 - ADC 16Bit 10 MHz Sigma Delta ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
AD9262-10EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9262BCPZ10 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD9262BCPZ-10 - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:BOARD EVALUATION 10MHZ AD9262 制造商:Analog Devices 功能描述:A/D Converter Eval. Board 制造商:Analog Devices 功能描述:AD9262, ADC, SPI, EVALUATION BOARD; Silicon Manufacturer:Analog Devices; Silicon Core Number:AD9262; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Software, Evaluation Board; MSL:MSL 3 - 168 hours 制造商:Analog Devices 功能描述:AD9262, ADC, SPI, EVALUATION BOARD; Silicon Manufacturer:Analog Devices; Silicon Core Number:AD9262; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Software, Evaluation Board; MSL:MSL 3 - 168 hours ;RoHS Compliant: Yes