參數(shù)資料
型號(hào): AD7655ASTZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 13/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT 4CHAN 48LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 1M
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 135mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 2 個(gè)差分,單極
配用: EVAL-AD7655CBZ-ND - BOARD EVALUATION FOR AD7655
AD7655
Rev. B | Page 20 of 28
SERIAL INTERFACE
The AD7655 is configured to use the serial interface when the
SER/PAR is held high. The AD7655 outputs 32 bits of data, MSB
first, on the SDOUT pin. The order of the channels being output
is also controlled by A/B. When high, Channel A is output first;
when low, Channel B is output first. This data is synchronized
with the 32 clock pulses provided on the SCLK pin.
MASTER SERIAL INTERFACE
Internal Clock
The AD7655 is configured to generate and provide the serial
data clock SCLK when the EXT/INT pin is held low. The
AD7655 also generates a SYNC signal to indicate to the host
when the serial data is valid. The serial clock SCLK and the
SYNC signal can be inverted, if desired, using the INVSCLK
and INVSYNC inputs, respectively. The output data is valid on
both the rising and falling edge of the data clock. In this mode,
the D7/RDC/SDIN input is used to select between reading after
conversion (RDC = low) or reading previous conversion results
during conversion (RDC = high). Figure 28 and Figure 29 show
the detailed timing diagrams of these two modes.
Usually, because the AD7655 is used with a fast throughput, the
master read during convert mode is the most recommended
serial mode when it can be used. In this mode, the serial clock
and data toggle at appropriate instants, which minimizes
potential feed through between digital activity and the critical
conversion decisions. The SYNC signal goes low after the LSB
of each channel has been output. Note that in this mode, the
SCLK period changes because the LSBs require more time to
settle, and the SCLK is derived from the SAR conversion clock.
Note that in master read after convert mode, unlike in other
modes, the BUSY signal returns low after the 32 bits of data are
pulsed out and not at the end of the conversion phase, which
results in a longer BUSY width. One advantage of using this
mode is that it can accommodate slow digital hosts because the
serial clock can be slowed down by using the DIVSCLK[1:0]
inputs. Refer to Table 4 for the timing details.
相關(guān)PDF資料
PDF描述
SP3232EBCA-L/TR IC TXRX RS232 ESD TRUE 16SSOP
VI-22T-MX-F3 CONVERTER MOD DC/DC 6.5V 75W
AD9220ARZ IC ADC 12BIT 10MSPS 28-SOIC
VI-22T-MX-F2 CONVERTER MOD DC/DC 6.5V 75W
VE-21M-IU-F2 CONVERTER MOD DC/DC 10V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7655SCP-EP-RL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:LOW COST 4-CHANNEL 1 MSPS 16-BIT ADC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC ADC 16B PAR/SRL 1MSPS 48LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 4Ch 1MSPS 16-Bit Low Cost 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD7656 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC
AD7656-1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-/14-/12-Bit ADC
AD7656A-1BSTZ 功能描述:16 Bit Analog to Digital Converter 6 Input 6 SAR 64-LQFP (10x10) 制造商:analog devices inc. 系列:iCMOS? 包裝:托盤(pán) 零件狀態(tài):有效 位數(shù):16 采樣率(每秒):250k 輸入數(shù):6 輸入類(lèi)型:單端 數(shù)據(jù)接口:SPI,并聯(lián),DSP 配置:S/H-ADC 無(wú)線(xiàn)電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):6 架構(gòu):SAR 參考類(lèi)型:外部, 內(nèi)部 電壓 - 電源,模擬:5V 電壓 - 電源,數(shù)字:5V 特性:仿真采樣,真正的雙極性 工作溫度:-40°C ~ 85°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP(10x10) 標(biāo)準(zhǔn)包裝:1
AD7656A-1BSTZ-RL 功能描述:16 Bit Analog to Digital Converter 6 Input 6 SAR 64-LQFP (10x10) 制造商:analog devices inc. 系列:iCMOS? 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):16 采樣率(每秒):250k 輸入數(shù):6 輸入類(lèi)型:單端 數(shù)據(jù)接口:SPI,并聯(lián),DSP 配置:S/H-ADC 無(wú)線(xiàn)電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):6 架構(gòu):SAR 參考類(lèi)型:外部, 內(nèi)部 電壓 - 電源,模擬:5V 電壓 - 電源,數(shù)字:5V 特性:仿真采樣,真正的雙極性 工作溫度:-40°C ~ 85°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP(10x10) 標(biāo)準(zhǔn)包裝:1,500