- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294783 > A14100A-STDCQG256B FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 PDF資料下載
參數(shù)資料
| 型號： | A14100A-STDCQG256B |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 |
| 封裝： | CERAMIC, QFP-256 |
| 文件頁數(shù)： | 53/54頁 |
| 文件大?。?/td> | 343K |
| 代理商： | A14100A-STDCQG256B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁
RadTolerant FPGAs
1- 4
v3.1
The RT1020 Logic Module
The RT1020 logic module is an 8-input, 1-output logic
circuit chosen for the wide range of functions it
implements and for its efficient use of interconnect
routing resources (Figure 1-3).
The logic module can implement the four basic logic
functions (NAND, AND, OR, and NOR) in gates of two,
three, or four inputs. Each function may have many
versions, with different combinations of active low
inputs. The logic module can also implement a variety of
D-latches, exclusivity functions, AND-ORs, and OR-ANDs.
No dedicated hardwired latches or flip-flops are required
in the array, since latches and flip-flops may be
constructed from logic modules wherever needed in the
application.
I/O Modules
I/O modules provide the interface between the device
pins and the logic array. A variety of user functions,
determined by a library macro selection, can be
implemented in the module (refer to the Macro Library
Guide for more information). I/O modules contain a
tristate buffer, and input and output latches that can be
configured for input, output, or bidirectional pins
The RadTolerant devices contain flexible I/O structures in
that each output pin has a dedicated output enable
control. The I/O module can be used to latch input and/or
output data, providing a fast setup time. In addition, the
Actel Designer software tools can build a D-flip-flop,
using a C-module, to register input and/or output
signals.
The Actel Designer software development tools provide
a design library of I/O macros. The I/O macro library
provides macro functions that can implement all I/O
configurations supported by the RadTolerant FPGAs.
Routing Structure
The RadTolerant device architecture uses vertical and
horizontal routing tracks to interconnect the various
logic and I/O modules. These routing tracks are metal
interconnects that may either be of continuous length or
broken into segments. Varying segment lengths allow
over 90% of the circuit interconnects to be made with
only two antifuse connections. Segments can be joined
together at the ends, using antifuses to increase their
length
up
to
the
full
length
of
the
track.
All
interconnects can be accomplished with a maximum of
four antifuses.
Horizontal Routing
Horizontal channels are located between the rows of
modules, and are composed of several routing tracks.
The horizontal routing tracks within the channel are
divided into one or more segments. The minimum
horizontal segment length is the width of a module-pair,
and the maximum horizontal segment length is the full
length of the channel. Any segment that spans more
than one-third the row length is considered a long
horizontal segment. A typical channel is shown in
Non-dedicated
horizontal
routing tracks are used to route signal nets. Dedicated
routing tracks are used for the global clock networks,
and for power and ground tie-off tracks.
Vertical Routing
Another set of routing tracks runs vertically through the
module. There are three types of vertical tracks that can
be divided into one or more segments: input, output,
and long. Each segment in an input track is dedicated to
the input of a particular module. Each segment in an
Figure 1-3 RT1020 Logic Module
Figure 1-4 I/O Module
G/CLK*
QD
EN
PAD
* Can be configured as a Latch or D-Flip-Flop
From Array
To Array
(Using C-Module)
G/CLK*
QD
相關PDF資料 |
PDF描述 |
|---|---|
| A14100A-STDCQG256M | FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 |
| A1460A-1PQ160M | FPGA, 848 CLBS, 6000 GATES, 125 MHz, PQFP160 |
| A1460A-PQ160M | FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP160 |
| A1460A-1TQ176M | FPGA, 848 CLBS, 6000 GATES, 125 MHz, PQFP176 |
| A1460A-TQ176M | FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP176 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A14100ASTDPQ257B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| A14100ASTDPQ257C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| A14100ASTDPQ257M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| A14100B-1BG313C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| A14100B-2BG313C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復。