- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24793 > 935246150005 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, UUC PDF資料下載
參數(shù)資料
| 型號： | 935246150005 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, UUC |
| 封裝： | CHIP ON WAFER |
| 文件頁數(shù)： | 9/68頁 |
| 文件大?。?/td> | 234K |
| 代理商： | 935246150005 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
2000 Jan 04
17
Philips Semiconductors
Product specication
Stand-alone CAN controller
SJA1000
6.3.6
INTERRUPT REGISTER (IR)
The interrupt register allows the identification of an interrupt source. When one or more bits of this register are set, the
INT pin is activated (LOW). After this register is read by the microcontroller, all bits are reset what results in a floating
level at INT. The interrupt register appears to the microcontroller as a read only memory.
Table 6
Bit interpretation of the interrupt register (IR); CAN address 3
Notes
1. Reading this bit will always reflect a logic 1.
2. A wake-up interrupt is also generated if the CPU tries to set go to sleep while the CAN controller is involved in bus
activities or a CAN interrupt is pending.
3. The overrun interrupt bit (if enabled) and the data overrun status bit are set at the same time.
4. The receive interrupt bit (if enabled) and the receive buffer status bit are set at the same time.
It should be noted that the receive interrupt bit is cleared upon a read access, even if there is another message
available within the FIFO. The moment the release receive buffer command is given and there is another message
valid within the receive buffer, the receive interrupt is set again (if enabled) with the next tscl.
BIT
SYMBOL
NAME
VALUE
FUNCTION
IR.7
reserved; note 1
IR.6
reserved; note 1
IR.5
reserved; note 1
IR.4
WUI
Wake-Up Interrupt;
note 2
1
set; this bit is set when the sleep mode is left
0
reset; this bit is cleared by any read access of the
microcontroller
IR.3
DOI
Data Overrun Interrupt;
note 3
1
set; this bit is set on a ‘0-to-1’ transition of the data
overrun status bit, when the data overrun interrupt
enable is set to logic 1 (enabled)
0
reset; this bit is cleared by any read access of the
microcontroller
IR.2
EI
Error Interrupt
1
set; this bit is set on a change of either the error
status or bus status bits if the error interrupt
enable is set to logic 1 (enabled)
0
reset; this bit is cleared by any read access of the
microcontroller
IR.1
TI
Transmit Interrupt
1
set; this bit is set whenever the transmit buffer
status changes from logic 0 to logic 1 (released)
and transmit interrupt enable is set to logic 1
(enabled)
0
reset; this bit is cleared by any read access of the
microcontroller
IR.0
RI
Receive Interrupt; note 4
1
set; this bit is set while the receive FIFO is not
empty and the receive interrupt enable bit is set
to logic 1 (enabled)
0
reset; this bit is cleared by any read access of the
microcontroller
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935230900112 | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP28 |
| 06NU06NU | INNENGEWINDE BSP DREHB G 0.38 |
| 08NU06NU | INNENGEWINDE BSP DREHB G G 0.38X0.5ZOLL |
| 08NU08NU | INNENGEWINDE BSP DREHB G 0.5 |
| 08NU10NU | INNENGEWINDE BSP DREHB G 0.5X0.63ZOLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
| 935252-5 | 制造商:C-H 功能描述:935252-5 |
| 935257650112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112 |
| 935260093112 | 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。