參數(shù)資料
型號: 935246150005
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, UUC
封裝: CHIP ON WAFER
文件頁數(shù): 49/68頁
文件大小: 234K
代理商: 935246150005
2000 Jan 04
53
Philips Semiconductors
Product specication
Stand-alone CAN controller
SJA1000
6.5.3.2
Clock output mode
For the TX0 pin this is the same as in normal output mode. However, the data stream to TX1 is replaced by the transmit
clock (TXCLK). The rising edge of the transmit clock (non-inverted) marks the beginning of a bit period. The clock pulse
width is 1
× tscl.
Fig.15 Example of clock output mode.
handbook, full pagewidth
MGK630
1 bit time
HIGH
LOW
TX0
TX1
6.5.3.3
Bi-phase output mode
In contrast to the normal output mode the bit
representation is time variant and toggled. If the bus
controllers are galvanically decoupled from the bus line by
a transformer, the bit stream is not allowed to contain a
DC component. This is achieved by the following scheme.
During recessive bits all outputs are deactivated (floating).
Dominant bits are sent with alternating levels on TX0 and
TX1, i.e. the first dominant bit is sent on TX0, the second
is sent on TX1, and the third one is sent on TX0 again, and
so on. One possible configuration example of the bi-phase
output mode timing is shown in Fig.16.
相關(guān)PDF資料
PDF描述
935230900112 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP28
06NU06NU INNENGEWINDE BSP DREHB G 0.38
08NU06NU INNENGEWINDE BSP DREHB G G 0.38X0.5ZOLL
08NU08NU INNENGEWINDE BSP DREHB G 0.5
08NU10NU INNENGEWINDE BSP DREHB G 0.5X0.63ZOLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112
935260093112 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC