參數(shù)資料
型號(hào): 935230900112
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP28
封裝: 0.600 INCH, PLASTIC, DIP-28
文件頁數(shù): 4/68頁
文件大小: 234K
代理商: 935230900112
2000 Jan 04
12
Philips Semiconductors
Product specication
Stand-alone CAN controller
SJA1000
Notes
1. X means that the value of these registers or bits is not influenced.
2. Remarks in brackets explain functional meaning.
3. Reading the command register will always reflect a binary ‘11111111’.
4. On bus-off the error interrupt is set, if enabled.
5. Internal read/write pointers of the RXFIFO are reset to their initial values. A subsequent read access to the RXB
would show undefined data values (parts of old messages). If a message is transmitted, this message is written in
parallel to the receive buffer but no receive interrupt is generated and the receive buffer area is not locked. So, even
if the receive buffer is empty, the last transmitted message may be read from the receive buffer until it is overridden
by the next received or transmitted message.
Upon a hardware reset, the RXFIFO pointers are reset to the physical RAM address ‘0’. Setting CR.0 by software or
due to the bus-off event will reset the RXFIFO pointers to the currently valid FIFO start address which is different
from the RAM address ‘0’ after the first release receive buffer command.
6.3.3
CONTROL REGISTER (CR)
The contents of the control register are used to change the behaviour of the CAN controller. Bits may be set or reset by
the attached microcontroller which uses the control register as a read/write memory.
Table 3
Bit interpretation of the control register (CR); CAN address 0
BIT
SYMBOL
NAME
VALUE
FUNCTION
CR.7
reserved; note 1
CR.6
reserved; note 2
CR.5
reserved; note 3
CR.4
OIE
Overrun Interrupt Enable
1
enabled; if the data overrun bit is set, the
microcontroller receives an overrun interrupt
signal (see also status register; Table 5)
0
disabled; the microcontroller receives no overrun
interrupt signal from the SJA1000
CR.3
EIE
Error Interrupt Enable
1
enabled; if the error or bus status change, the
microcontroller receives an error interrupt signal
(see also status register; Table 5)
0
disabled; the microcontroller receives no error
interrupt signal from the SJA1000
CR.2
TIE
Transmit Interrupt Enable
1
enabled; when a message has been successfully
transmitted or the transmit buffer is accessible
again, (e.g. after an abort transmission command)
the SJA1000 transmits a transmit interrupt signal
to the microcontroller
0
disabled; the microcontroller receives no transmit
interrupt signal from the SJA1000
相關(guān)PDF資料
PDF描述
06NU06NU INNENGEWINDE BSP DREHB G 0.38
08NU06NU INNENGEWINDE BSP DREHB G G 0.38X0.5ZOLL
08NU08NU INNENGEWINDE BSP DREHB G 0.5
08NU10NU INNENGEWINDE BSP DREHB G 0.5X0.63ZOLL
08NU12NU INNENGEWINDE BSP DREHB G0.5X0.75ZOLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9352370001 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜,導(dǎo)線 - 管理 >> 標(biāo)簽,標(biāo)記 系列:HT-SCE 標(biāo)準(zhǔn)包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準(zhǔn) 標(biāo)簽尺寸:2.00" x 0.25"(50.8mm x 6.4mm) 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點(diǎn)陣打印機(jī) 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9
935241-0001 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述:
935241-1 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述:
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90