![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT83VSH38IB_datasheet_107269/XRT83VSH38IB_76.png)
73
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to
improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any
circuits described herein, conveys no license under any patent or other right, and makes no representation that
the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration
purposes and may vary depending upon a user’s specific application. While the information in this publication
has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where the
failure or malfunction of the product can reasonably be expected to cause failure of the life support system or
to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless
EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has
been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately
protected under the circumstances.
Copyright 2010 EXAR Corporation
Datasheet September 2010.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.
XRT83VSH38
8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.1.0
ORDERING INFORMATION
REVISIONS
PART NUMBER
PACKAGE
OPERATING TEMPERATURE RANGE
XRT83VSH38IB
225 Ball BGA
-40°C to +85°C
REVISION #
DATE
DESCRIPTION
1.0.0
07/14/06
Removed reference to on chip frquency multiplier. Release to production.
1.0.1
07/17/06
Pin number correction, changed SDO pin number from A6 to R7.
1.0.2
08/0306
Added note to figure 32, (For applications without a free running SCLK, a minimum
of 1 SCLK pulse must be applied when CS is "High", befor CS is pulled "Low".
1.0.3
08/10/06
Added timing diagram and timing information for uP Serial Interface
1.0.4
09/06/06
Corrected the Device ID from 0xF5 to 0xF1.
1.0.5
09/08/06
Modified table 22 EQC[4:0] addresses 0xEh to 0x1Ch and 0x0Fh to 0x1Dh.
1.0.6
11/09/06
General edits, changed the Gapped Clock tolerance to 9UI.
1.0.7
03/14/07
Added Max Junct Temp, Theta JA & Theta JC to table 47 (Absokute Maximum Rat-
ings).
1.0.8
08/03/07
Changed the default value of register 0xFE to reflect the correct device ID of 0xF1.
1.0.9
09/24/07
Updated the Power Consumption Numbers.
1.1.0
9/29/10
Updated the Intel Microprocessor Interface Timing Specifications, added pull-up
resistors to JTAG pin definitions, corrected Line Code Violation Counter Select defi-
nition in reg 0x8Dh