- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10747 > XRD98L59AIGTR-F (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF資料下載
參數(shù)資料
| 型號： | XRD98L59AIGTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 13/37頁 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 10 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
XRD98L59
20
Rev. 2.00
Most timing generators (TG’s) define the start of line and
end of line OB pixels on the CCD array. The CAL timing
signal should always be active for the greatest number of
OB pixels possible, either during start or end of line. The
more OB pixels that the XRD98L59 can use for its auto-
calibration, the faster it can achieve and maintain calibra-
tion.
While in “CAL ONLY” Line Calibration Timing Mode,
CLAMP needs to be held inactive during the output of
active video and OB pixels from the CCD. Figure 13
shows the minimum timing requirements for the “CAL
ONLY” Line Calibration Timing Mode. The inactive
state for CLAMP depends on the CLAMP-Polarity
setting (Clock Reg bit D1).
End of Line N
Start of Line N+1
Active Video
Pixels
OB Pixels
Vertical Shift
Dummy &
OB Pixels
CAL
Internal
D C Restore Time
CCD
Si g nal
Active Video Pixels
t
CAL (min 5 Pixels)
4 Pixels
(D1 = 0)
CLAMP
Internal Black Level
Calibration T i m e
t
CAL - 4 Pixels
Figure 13. Example of Minimum Timing Requirements for CAL Only Line Calibration Mode
(CAL and CLAMP Polarity are Serial Port Programmable)
SDI = 0011 0000 0000
Vertical Shift Reject
The CLAMP input can be used to implement a Vertical
Shift Reject function while in “CAL ONLY” Line Cali-
bration Timing Mode. The Vertical Shift Rejection,
also called preblanking, can be used to reject and any
large transients present in the CCD output during the
vertical clocking.
To implement the Vertical Shift Reject (Preblanking)
function on the XRD98L59 the CLAMP opt bit must be
low (Clock Reg D4=0) and the CLAMP input driven
with the preblanking timing signal. The preblanking
timing signal, commonly called PBLK, is generated by
the system timing generator and defines the vertical
shift of the CCD (see Figure 13a). The preblanking
pulse opens the Reset Reject Switches internal to the
XRD98L59, see Figure 5, thereby rejecting any
transients in the CCD output while the vertical shifting
is being done.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9141EKA+T | IC COMPARATOR R-R SGL SOT23-8 |
| XRD9818ACGTR-F | IC 16B CCD/CIS SIG PROC 28TSSOP |
| AD73311ARZ-REEL | IC PROCESSOR FRONT END LP 20SOIC |
| AD73311ARSZ-REEL | IC ANALOG FRONT END 20-SSOP |
| MAX9109EUT+T | IC COMPAR LP SGL SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L61 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV-F | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRD98L61EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board for XRD98L61AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。