REV. 1.0.4 3.0 UART There are 8 UARTs channel [7:0] in the V358. Each has its own 256-byte " />
參數(shù)資料
型號: XR17V358IB-E8-EVB
廠商: Exar Corporation
文件頁數(shù): 28/68頁
文件大小: 0K
描述: EVAL BOARD FOR XR17V358-E8
產品培訓模塊: PCIe UARTs
UART Product Overview
標準包裝: 1
主要目的: 接口,UART
嵌入式:
已用 IC / 零件: XR17V358
已供物品:
相關產品: 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA
其它名稱: 1016-1296
XR17V358
34
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
3.0 UART
There are 8 UARTs channel [7:0] in the V358. Each has its own 256-byte of transmit and receive FIFO, a set of
16550 compatible control and status registers, and a baud rate generator for individual channel data rate
setting. Eight additional registers per UART were added for the EXAR enhanced features.
3.1
Programmable Baud Rate Generator with Fractional Divisor
Each UART has its own Baud Rate Generator (BRG) with a prescaler for the transmitter and receiver. The
prescaler is controlled by a software bit in the MCR register. The MCR register bit [7] sets the prescaler to
divide the internal 125MHz clock (master) or 62.5MHz clock (slave) by 1 or 4. The output of the prescaler
clocks to the BRG. The BRG further divides this clock by a programmable divisor between 1 and (216 - 0.0625)
in increments of 0.0625 (1/16) to obtain a 16X, 8X or 4X sampling clock of the serial data rate. The sampling
clock is used by the transmitter for data bit shifting and receiver for data sampling.
The BRG divisor (DLL, DLM and DLD registers) defaults to 1 (DLL = 0x01, DLM = 0x00, DLD = 0x00). The
DLL and DLM registers provide the integer part of the divisor and the DLD register provides the fractional part
of the divisor. Only the four lower bits of the DLD are implemented and they are used to select a value from 0
(for setting 0000) to 0.9375 or 15/16 (for setting 1111). Programming the Baud Rate Generator Registers DLL,
DLM and DLD provides the capability for selecting the operating data rate. Table 11 shows the divisor for some
standard and non-standard data rates when using the internal 125MHz clock at 16X clock rate. Table 12
shows the divisor for some standard and non-standard data rates when using the internal 62.5MHz clock at
16X clock rate. If the pre-scaler is used (MCR bit [7] = 1), the output data rate will be 4 times less than that
shown in Table 11 and Table 12. At 8X sampling rate, these data rates would double. At 4X sampling rate,
these data rates would quadruple. Also, when using 8X or 4X sampling mode, note that the bit-time will have a
jitter (+/- 1/16) whenever the DLD is an odd number. For data rates not listed in Table 11, the divisor value can
be calculated with the following equation(s):
Required Divisor (decimal) = (125MHz or 62.5MHz clock frequency / prescaler) / (serial data rate x 16),
WITH
8XMODE =0 AND 4XMODE = 0
Required Divisor (decimal) = (125MHz or 62.5MHz clock frequency / prescaler / (serial data rate x 8),
WITH
8XMODE = 1 AND 4XMODE = 0
Required Divisor (decimal) = (125MHz or 62.5MHz clock frequency / prescaler / (serial data rate x 4),
WITH
8XMODE = 0 AND 4XMODE = 1
ROUND( (Required Divisor - TRUNC (Required Divisor) )*16)/16 + TRUNC (Required Divisor), where
DLM = TRUNC( Required Divisor) >> 8
DLL = TRUNC (Required Divisor) & 0xFF
DLD = ROUND ( (Required Divisor-TRUNC(Required Divisor) )*16)
The closest divisor that is obtainable in the V358 can be calculated using the following formula:
In the formulas above, please note that:
TRUNC (N) = Integer Part of N. For example, TRUNC (5.6) = 5.
ROUND (N) = N rounded towards the closest integer. For example, ROUND (7.3) = 7 and ROUND (9.9) = 10.
相關PDF資料
PDF描述
EBM24DCSH-S288 CONN EDGECARD 48POS .156 EXTEND
EGM08DRST CONN EDGECARD 16POS DIP .156 SLD
V150B28E150BL CONVERTER MOD DC/DC 28V 150W
HSM06DRYH-S13 CONN EDGECARD 12POS .156 EXTEND
EBM24DCSD-S288 CONN EDGECARD 48POS .156 EXTEND
相關代理商/技術參數(shù)
參數(shù)描述
XR1857SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1858SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SNT 制造商:Hollingsworth 功能描述:
XR1880S 制造商:Electro-Term/Hollingsworth 功能描述: