- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359432 > VSC870 (VITESSE SEMICONDUCTOR CORP) High Performance Serial Backplane Transceiver PDF資料下載
參數(shù)資料
| 型號： | VSC870 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | High Performance Serial Backplane Transceiver |
| 中文描述： | LINE TRANSCEIVER, PBGA192 |
| 封裝： | BGA-192 |
| 文件頁數(shù)： | 28/40頁 |
| 文件大?。?/td> | 511K |
| 代理商： | VSC870 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
VITESSE
Data Sheet
VSC870
High Performance Serial
Backplane Transceiver
Page 28
G52190-0, Rev 4.1
01/05/01
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano
Camarillo, CA 93012
Tel: (800) VITESSE
FAX: (805) 987-5896
Email: prodinfo@vitesse.com
Internet: www.vitesse.com
words, are passed through the switch matrix. In this case, command words such as IDLEs must be used periodically
for checking the link integrity. At the last word of a cell clock period, if the user sends an IDLE word, bits B[1:0] of
the IDLE word are set to
‘
11
’
to embed the cell clock information. The switch will flag a cell sync error if this IDLE
word does not contain a cell clock. The transmitter can force an IDLE word at the end of any given cell period by
setting the signal TXEN LOW.
Figure 11: Cell Mode Transmitter Functional Timing at Port Card
3.4 Receiver Operation
At the receiving side, the transceiver examines incoming words and overhead bits. Figure 12 shows the receiver
timing diagram. If the received words are data, the overhead bits RXTYP[1:0] will be set to 01, 10 or 11. If the
received word is a command word, RXTYP[1:0] will be set to 00. If the received word is an IDLE word, the signal
RXWA will also go LOW. If the transceiver receives an IDLE word during the last word of the cell clock period
without B[1:0] = 11, a cell sync error condition will be flagged, and the signal TXOK will pulse HIGH.
Figure 12: Cell Mode Receiver Functional Timing at Port Card
WCLK
TXIN[31:0]
TXTYP[1:0]
RTM/TCLK
D0
DN
D1
D2
D3
1 or 2 or 3
D1
D2
D3
D4
D5
D0
D6
D4
User defined cell period
WCLK
RXIN[31:0]
RXTYP[1:0]
RCLK
D0
DN
D1
D2
D3
1 or 2 or 3
D1
D2
D3
D4
D5
D0
D6
D4
User defined cell period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC870TX | High Performance Serial Backplane Transceiver |
| VSC872 | 80 Gb/s Intelligent Switch Fabric |
| VSC874 | 10 Gbps Queue Manager with Integrated SPI4.2 Interface |
| VSC880 | High Performance 16x16 Serial Crosspoint Switch |
| VSC9110 | Target Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC870TX | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:High Performance Serial Backplane Transceiver |
| VSC872 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:80 Gb/s Intelligent Switch Fabric |
| VSC872TV01 | 制造商:Vitesse Semiconductor Corporation 功能描述: |
| VSC874 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:10 Gbps Queue Manager with Integrated SPI4.2 Interface |
| VSC880 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:High Performance 16x16 Serial Crosspoint Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復。