- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383985 > USB97C201-MC (STANDARD MICROSYSTEMS CORP) USB 2.0 ATA/ ATAPI Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | USB97C201-MC |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | USB 2.0 ATA/ ATAPI Controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| 封裝： | QFP-100 |
| 文件頁數(shù)： | 52/59頁 |
| 文件大小： | 385K |
| 代理商： | USB97C201-MC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 52
Rev. 03/25/2002
PRELIMINARY
RAMRD_
TOGGLE
Written
No
Yes
RAMRD_
TOGGLE=
0
No
Yes
RAMRD_A=0;
Begin
Output A Buffer
SRAM Data
RAMRD_
TOGGLE
Written
Yes
No
POR
RAMRD_A=1
RAMRD_B=1
Output
Completed
No
Yes
RAMRD_A=1
RAMRD_
TOGGLE=
0
Yes
No
RAMRD_B=0;
Begin
Output B Buffer
SRAM Data
RAMRD_
TOGGLE
Written
No
Output
Completed
No
Yes
RAMRD_B=1
RAMRD_
TOGGLE=
1
No
Yes
Yes
OUTPUT
FLOW CONTROL
ACTIVE
OUTPUT
FLOW CONTROL
INACTIVE
RAMRD_B=0
RAMRD_B=0
Yes
No
RAMRD_A=0
RAMRD_A=0
Yes
FIGURE 4 - TRANSMIT BUFFER OPERATION
Transmit buffer operations are always initiated by writing the RAMRD_TOGGLE bit in the EP2 Control register.
Output flow control to the device receiving data from the SRAM buffer is active once data in both buffers has been
transferred. If the destination is the SIE, then it will NYET or NAK further INs. If it is the ATA interface, nDAK will not
be asserted in response to DRQ data will not be clocked out.
6.9.3
If the AUTO_TRANS bit is set in the ATA_CTL register, then automatic manipulation of the RAMWR_TOGGLE,
RAMRD_TOGGLE, RAMWR_B, and RAMWR_A bits is executed by a state machine to allow continuous streaming
of the data between EP2 and the ATA DMA interface. Automatic transfer of byte counts between the
RAMWRBC_A/B and RAMRDBC_A/B registers is also implemented. This is illustrated in Figure 5.
AUTOMATIC TRANSFER OPERATION
Note
: If the count in RAMWRBC_A/B is zero, no transfer will occur. This is likely to happen on transfers from the SIE
to the ATA at the very end of the transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97C201-MN | USB 2.0 ATA/ ATAPI Controller |
| USB97CFDC-MN | USB FLOPPY DISK CONTROLLER |
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
| USB97C223 | capacitor Selection for Internal Regulator Output Pins |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C201-MN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| USB97C202 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202-MN-02 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| USB97C202-MN-04 | 制造商:Rochester Electronics LLC 功能描述:USB 2.0 ATA/ATAPI PERI CNTRLR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。