參數(shù)資料
型號: USB97C201-MC
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 總線控制器
英文描述: USB 2.0 ATA/ ATAPI Controller
中文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
封裝: QFP-100
文件頁數(shù): 42/59頁
文件大小: 385K
代理商: USB97C201-MC
SMSC DS – USB97C201
Page 42
Rev. 03/25/2002
PRELIMINARY
Table 60 –ATA Slew Rate Control A Register
ATA_SRCA
(0xE5 - RESET=0x00)
NAME
SLEW3
ATA SLEW RATE CONTROL A REGISTER
DESCRIPTION
These two bits are control inputs of the ATA pad for data
bits [15:12]. The bits can be used to vary the slew rate of
IDE_D[15:12] from minimum to maximum rate specified by
the ATA66 specification. The value 11b sets the slew rate
to be the maximum and the value of 00b sets the slew rate
to be the minimum.
These two bits are control inputs of the ATA pad for data
bits [11:8]. The bits can be used to vary the slew rate of
IDE_D[11:8] from minimum to maximum rate specified by
the ATA66 specification. The value 11b sets the slew rate
to be the maximum and the value of 00b sets the slew rate
to be the minimum.
These two bits are control inputs of the ATA pad for data
bits [7:4]. The bits can be used to vary the slew rate of
IDE_D[7:4] from minimum to maximum rate specified by the
ATA66 specification. The value 11b sets the slew rate to be
the maximum and the value of 00b sets the slew rate to be
the minimum.
These two bits are control inputs of the ATA pad for data
bits [3:0]. The bits can be used to vary the slew rate of
IDE_D[3:0] from minimum to maximum rate specified by the
ATA66 specification. The value 11b sets the slew rate to be
the maximum and the value of 00b sets the slew rate to be
the minimum.
BIT
[7:6]
R/W
R/W
[5:4]
SLEW2
R/W
[3:2]
SLEW1
R/W
[1:0]
SLEW0
R/W
Table 61 –ATA Slew Rate Control B Register
ATA_SRCB
(0xE6 - RESET=0x00)
NAME
Reserved
SLEW4
ATA SLEW RATE CONTROL B REGISTER
DESCRIPTION
Always returns “0” on reads
These two bits are control inputs of the ATA pad for
STROBE signaling during Ultra ATA writes to disk. The bits
can be used to vary the slew rate of STROBE from
minimum to maximum rate specified by the ATA66
specification. The value 11b sets the slew rate to be the
maximum and the value of 00b sets the slew rate to be the
minimum.
BIT
[7:2]
[1:0]
R/W
R
R/W
6.2 SIE Block
The SIE is a USB low-level protocol interpreter. The SIE controls the USB bus protocol, packet generation /
extraction, PID / Device ID parsing, and CRC coding / decodingwith autonomous error handling.
Parallel-to-serial / serial-to-parallel conversion, bit stuffing, and NRZI coding / decoding are handled in the PHY
block.
It is capable of operating either in USB 1.1 or 2.0 compliant modes. Unlike the normal 97Cxxx series SIEs, it has
more autonomous protocol handling functions like stall condition clearing on setup packets, suspend / resume / reset
conditions, and remote wakeup. It also autonomously handles the error conditions such as retry for CRC errors, Data
toggle errors, and generation of NYET, STALL, ACK and NACK depending on the endpoint buffer status.
During the power down state, the SIE clock is stopped. The SIE can asynchronously detect a USB Reset and/or
USB Resume condition and wakeup the 8051.
6.2.1
AUTONOMOUS USB PROTOCOL
相關(guān)PDF資料
PDF描述
USB97C201-MN USB 2.0 ATA/ ATAPI Controller
USB97CFDC-MN USB FLOPPY DISK CONTROLLER
USB97C202 ATA/ATAPI CONTROLLER
USB97C202-MN-02 ATA/ATAPI CONTROLLER
USB97C223 capacitor Selection for Internal Regulator Output Pins
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB97C201-MN 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
USB97C202 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller
USB97C202_07 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller
USB97C202-MN-02 制造商:Rochester Electronics LLC 功能描述:- Bulk
USB97C202-MN-04 制造商:Rochester Electronics LLC 功能描述:USB 2.0 ATA/ATAPI PERI CNTRLR - Bulk