參數(shù)資料
型號(hào): UPD720114GA-9EU-A
廠(chǎng)商: NEC Corp.
英文描述: MOS INTEGRATED CIRCUIT
中文描述: 馬鞍山集成電路
文件頁(yè)數(shù): 6/32頁(yè)
文件大?。?/td> 300K
代理商: UPD720114GA-9EU-A
Data Sheet S17462EJ2V0DS
6
μ
PD720114
1.
PIN INFORMATION
Pin Name
I/O
Buffer Type
Active
Level
Function
X1
I
2.5 V input
30MHz Crystal oscillator in
X2
O
2.5 V output
30MHz Crystal oscillator out
SYSRSTB
I
3.3 V Schmitt input
Low
Asynchronous chip hardware reset
DP(4:1)
I/O
USB D
+
signal I/O
USB’s downstream facing port D
+
signal
DM(4:1)
I/O
USB D
signal I/O
USB’s downstream facing port D
signal
DPU
I/O
USB D
+
signal I/O
USB’s upstream facing port D
+
signal
DMU
I/O
USB D
signal I/O
USB’s upstream facing port D
signal
BUS_B
I
3.3 V Schmitt input
Power mode select
RREF
A (O)
Analog
Reference resistor connection
CSB1
I
5 V tolerant Schmitt input
Low
Port’s over-current status input.
CSB(4:2)
I
3.3 V Schmitt input
Low
Port’s over-current status input
PPB(4:1)
I/O
3.3 V output / input
Low
Port’s power supply control output or hub
configuration input
VBUSM
I
5 V tolerant Schmitt input
Upstream V
BUS
monitor
AMBER
I/O
3.3V output / input
Amber colored LED control output or port
indicator select
GREEN
O
3.3V output
Green colored LED control output or port
indicator select
LED(4:1)
I/O
3.3V output / input
Low
LED indicator output show downstream port
status or Removable/Non-removable select
TEST
I
3.3 V Schmitt input
Test signal
V
DD25OUT
On chip 2.5 V regulator output, it must have a
4.7
μ
F (or greater) capacitor to V
SSREG
V
DD33
3.3 V V
DD
V
DD33REG
3.3 V V
DD
for on chip 2.5V regulator input, it must
have a 4.7
μ
F ( or greater) capacitor to V
SSREG
V
DD25
2.5 V V
DD
AV
DD
2.5 V V
DD
for analog circuit
V
SS
V
SS
V
SSREG
On chip 2.5 V regulator V
SS
AV
SS
V
SS
for analog circuit
AV
SS
(R)
V
SS
for reference resistor, Connect to AV
SS
.
Remark
“5 V tolerant“ means that the buffer is 3 V buffer with 5 V tolerant circuit.
相關(guān)PDF資料
PDF描述
UPD72042 LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD720114GA-YEU-A 功能描述:HOST CTLR USB 2.0 48-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:ECOUSB™ 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類(lèi)型:SPI 總線(xiàn)至 I²C 總線(xiàn)橋接 接口:I²C,串行,SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-HVQFN(4x4) 包裝:托盤(pán) 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱(chēng):935286452157SC18IS600IBSSC18IS600IBS-ND
UPD720114GA-YEU-ATR 制造商:Renesas Electronics Corporation 功能描述:I/O CNTRLR USB CNTRLR 48TQFP - Trays
UPD720114K9-4E4-A 制造商:Renesas Electronics Corporation 功能描述:USB2.0 HUB CTRL, 4-PORTS, 40-PIN PLASTIC QFN (6MMX6MM) - Trays
UPD720114K9-4E4-SSA-A 制造商:Renesas Electronics Corporation 功能描述:
UPD720122GC-9EU-A 制造商:NEC Electronics Corporation 功能描述:IC CONTROLLER USB SMD TQFP100